Libre Silicon Compiler
☆22Apr 13, 2021Updated 4 years ago
Alternatives and similar repositories for lsc
Users that are interested in lsc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Proof combinators used in Liquid Haskell for theorem proving☆12Mar 28, 2018Updated 7 years ago
- A LEF/DEF Utility.☆34Aug 15, 2019Updated 6 years ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 3 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- Pure haskell implementation of macaroons☆14Jan 26, 2021Updated 5 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- BuDDy BDD package (with CMake support)☆15May 7, 2024Updated last year
- ☆13Jan 6, 2022Updated 4 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Symbolic logic expressions☆16Jul 1, 2020Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- ☆13Nov 3, 2023Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 4 months ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- ☆19Dec 15, 2022Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- Symbolic Geometric Algebra with E-Graphs☆19Oct 11, 2023Updated 2 years ago
- ☆39Apr 10, 2023Updated 2 years ago
- Distributed systems execution emulation☆18Nov 28, 2018Updated 7 years ago