foshardware / lscLinks
Libre Silicon Compiler
☆22Updated 4 years ago
Alternatives and similar repositories for lsc
Users that are interested in lsc are comparing it to the libraries listed below
Sorting:
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆37Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆36Updated 6 months ago
- RISC-V BSV Specification☆21Updated 5 years ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ☆56Updated 3 years ago
- design and verification of asynchronous circuits☆40Updated last week
- Block-diagram style digital logic visualizer☆23Updated 10 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 4 months ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Testing processors with Random Instruction Generation☆46Updated 3 weeks ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Mutation Cover with Yosys (MCY)☆87Updated 2 weeks ago
- ☆13Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- A SystemVerilog language server based on the Slang parser and library.☆21Updated this week
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- ☆23Updated 4 months ago
- Logic circuit analysis and optimization☆42Updated last month
- Debuggable hardware generator☆70Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- BSC Development Workstation (BDW)☆30Updated 10 months ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated this week
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Fluid Pipelines☆11Updated 7 years ago