morning21 / Spectre_Meltdown_MDS_srcsLinks
Collection of Spectre-type, Meltdown-type and MDS-type PoCs
☆10Updated 5 years ago
Alternatives and similar repositories for Spectre_Meltdown_MDS_srcs
Users that are interested in Spectre_Meltdown_MDS_srcs are comparing it to the libraries listed below
Sorting:
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- ☆30Updated last year
- Tool for testing and finding minimal eviction sets☆107Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆27Updated 5 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 5 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆31Updated 2 years ago
- ☆22Updated 5 years ago
- ☆101Updated last year
- The open-source component of Prime+Scope, published at CCS 2021☆36Updated 2 years ago
- ☆45Updated 2 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆39Updated 5 years ago
- ☆17Updated 7 months ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Updated 4 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 4 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆65Updated 7 months ago
- ARM CCA support for QEMU. Check wiki for instructions. https://github.com/Huawei/Huawei_CCA_RMM/wiki☆28Updated 2 years ago
- ☆17Updated 3 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆38Updated 5 years ago
- Code repository for experiments in SpecROP paper☆13Updated 4 years ago
- Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"☆18Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- ☆48Updated 7 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆33Updated 10 months ago
- A flush-reload side channel attack implementation☆56Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆77Updated 2 months ago
- ☆35Updated 2 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Updated 6 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆26Updated last year
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆50Updated 9 months ago