audiocircuit / NCSU-Low-Power-RFID
Verilog code for a low power RFID chip that will communicate with I2C sensors.
☆13Updated 11 years ago
Alternatives and similar repositories for NCSU-Low-Power-RFID
Users that are interested in NCSU-Low-Power-RFID are comparing it to the libraries listed below
Sorting:
- FPGA纯逻辑实现modbus通信☆18Updated 2 years ago
- wifi☆11Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆20Updated 9 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆33Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Updated 7 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Updated 7 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆17Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Updated 6 months ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆17Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.☆10Updated 9 months ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- Digital IC design and vlsi notes☆11Updated 4 years ago
- Testbenches for HDL projects☆16Updated this week
- SEA-S7_gesture recognition☆15Updated 4 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- RFID tag and tester in Verilog☆37Updated 12 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆17Updated 4 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆16Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago
- Extensible FPGA control platform☆60Updated 2 years ago