A simple RISC V core for teaching
☆215Jun 2, 2026Updated 3 months ago
Alternatives and similar repositories for riscv-simple-sv
Users that are interested in riscv-simple-sv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- An Open-Source Design and Verification Environment for RISC-V☆90Apr 21, 2021Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,795Sep 18, 2021Updated 5 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆723Sep 14, 2026Updated 2 weeks ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆202Updated this week
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Aug 9, 2026Updated last month
- Marginally better than redstone☆103Aug 12, 2020Updated 6 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,889Aug 25, 2026Updated last month
- ☆25Jun 23, 2024Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Mirrors of the Accellera UVM Reference Implementations at https://www.accellera.org/downloads/standards/uvm.☆18Aug 23, 2021Updated 5 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆390Jan 12, 2018Updated 8 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Aug 9, 2026Updated last month
- RISC-V Assembler☆18Oct 26, 2023Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CORE-V Family of RISC-V Cores☆373Mar 31, 2026Updated 5 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆552Sep 19, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,070Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆344Dec 11, 2024Updated last year
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆76May 15, 2023Updated 3 years ago
- A MIPS CPU implemented in Verilog☆74Sep 12, 2017Updated 9 years ago
- A small, light weight, RISC CPU soft core☆1,587Sep 16, 2026Updated last week
- Simple Path Tracer on an FPGA☆34Aug 29, 2021Updated 5 years ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,701Nov 18, 2025Updated 10 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- 32 bit RISC-V CPU implementation in Verilog☆35Feb 9, 2022Updated 4 years ago
- A simple DDR3 memory controller☆68Aug 20, 2026Updated last month
- 5-stage RISC-V CPU, originally developed for RISCBoy☆40Jul 1, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,300Aug 26, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,312Sep 18, 2021Updated 5 years ago
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago