A simple RISC V core for teaching
☆205Dec 30, 2021Updated 4 years ago
Alternatives and similar repositories for riscv-simple-sv
Users that are interested in riscv-simple-sv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,714Sep 18, 2021Updated 4 years ago
- An Open-Source Design and Verification Environment for RISC-V☆88Apr 21, 2021Updated 5 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆28Sep 19, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆677Apr 16, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆195Apr 30, 2026Updated last week
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- Marginally better than redstone☆104Aug 12, 2020Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- RISC-V Nox core☆73Jul 22, 2025Updated 9 months ago
- SERV - The SErial RISC-V CPU☆1,793Feb 19, 2026Updated 2 months ago
- ☆25Jun 23, 2024Updated last year
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Simple RISC-V 3-stage Pipeline in Chisel☆608Aug 9, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆980Nov 15, 2024Updated last year
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆364Jan 12, 2018Updated 8 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- RISC-V Assembler☆18Oct 26, 2023Updated 2 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆47Jun 13, 2023Updated 2 years ago
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- CORE-V Family of RISC-V Cores☆351Mar 31, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆507Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 3 weeks ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,868Updated this week
- A small, light weight, RISC CPU soft core☆1,532Dec 8, 2025Updated 5 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆314May 25, 2023Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,501Nov 18, 2025Updated 5 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆340Dec 11, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- A MIPS CPU implemented in Verilog☆73Sep 12, 2017Updated 8 years ago
- A simple DDR3 memory controller☆63Jan 9, 2023Updated 3 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆38Jul 1, 2023Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,223Apr 17, 2026Updated 3 weeks ago