tilk / riscv-simple-svView external linksLinks
A simple RISC V core for teaching
☆201Dec 30, 2021Updated 4 years ago
Alternatives and similar repositories for riscv-simple-sv
Users that are interested in riscv-simple-sv are comparing it to the libraries listed below
Sorting:
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- 32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications☆189Jan 31, 2026Updated 2 weeks ago
- RISC-V CPU Core (RV32IM)☆1,640Sep 18, 2021Updated 4 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- RISC-V Assembler☆18Oct 26, 2023Updated 2 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆19Sep 19, 2023Updated 2 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- RISC-V Nox core☆71Jul 22, 2025Updated 6 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Jul 1, 2023Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- ☆17Oct 6, 2023Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Updated this week
- Marginally better than redstone☆102Aug 12, 2020Updated 5 years ago
- Simple Path Tracer on an FPGA☆34Aug 29, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- An Open-Source Design and Verification Environment for RISC-V☆87Apr 21, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Aug 27, 2024Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆76May 15, 2023Updated 2 years ago
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,977Updated this week
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆45Feb 3, 2026Updated last week
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆21Aug 8, 2022Updated 3 years ago
- A Full Hardware Real-Time Ray-Tracer☆112Nov 16, 2025Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- CORE-V Family of RISC-V Cores☆327Feb 13, 2025Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 5 months ago