tilk / riscv-simple-sv

Related projects ⓘ

Alternatives and complementary repositories for riscv-simple-sv

• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆217Updated 2 weeks ago
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆124Updated 4 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆289Updated 5 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆225Updated 2 weeks ago
• SpinalHDL / NaxRiscv
  ☆269Updated 2 months ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆250Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆438Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆521Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆448Updated this week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆272Updated this week
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆199Updated 4 years ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆266Updated last year
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆217Updated this week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆208Updated 9 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆371Updated 3 years ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆167Updated 2 months ago
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆263Updated 3 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆169Updated this week
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆291Updated 3 months ago
• riscv-ovpsim / imperas-riscv-tests
  ☆161Updated 11 months ago
• FPGA-Research-Manchester / FABulous
  Fabric generator and CAD tools
  ☆148Updated 2 weeks ago
• riscv-steel / riscv-steel
  RISC-V 32-bit microcontroller developed in Verilog
  ☆158Updated last month
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆76Updated 2 months ago
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆169Updated 10 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆371Updated 2 months ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆259Updated 4 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆389Updated last month
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆104Updated 5 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆103Updated 6 years ago
• chipsalliance / Cores-VeeR-EH2
  ☆215Updated last year