A simple RISC V core for teaching
☆202Dec 30, 2021Updated 4 years ago
Alternatives and similar repositories for riscv-simple-sv
Users that are interested in riscv-simple-sv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- RISC-V CPU Core (RV32IM)☆1,678Sep 18, 2021Updated 4 years ago
- An Open-Source Design and Verification Environment for RISC-V☆87Apr 21, 2021Updated 4 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆22Sep 19, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆666Mar 8, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆193Mar 17, 2026Updated last week
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Mar 22, 2026Updated last week
- RISC-V Nox core☆71Jul 22, 2025Updated 8 months ago
- Marginally better than redstone☆103Aug 12, 2020Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- ☆24Jun 23, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆973Nov 15, 2024Updated last year
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆356Jan 12, 2018Updated 8 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 3 weeks ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- RISC-V Assembler☆18Oct 26, 2023Updated 2 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- CORE-V Family of RISC-V Cores☆341Feb 13, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Updated this week
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,814Feb 17, 2026Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- A small, light weight, RISC CPU soft core☆1,526Dec 8, 2025Updated 3 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Mar 22, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,442Nov 18, 2025Updated 4 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆338Dec 11, 2024Updated last year
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A MIPS CPU implemented in Verilog☆70Sep 12, 2017Updated 8 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆36Jul 1, 2023Updated 2 years ago
- A simple DDR3 memory controller☆62Jan 9, 2023Updated 3 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,203May 26, 2025Updated 10 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆114Feb 13, 2023Updated 3 years ago
- 32-bit Superscalar RISC-V CPU☆1,207Sep 18, 2021Updated 4 years ago