A simple RISC V core for teaching
☆209Jun 2, 2026Updated 2 weeks ago
Alternatives and similar repositories for riscv-simple-sv
Users that are interested in riscv-simple-sv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- RISC-V CPU Core (RV32IM)☆1,737Sep 18, 2021Updated 4 years ago
- An Open-Source Design and Verification Environment for RISC-V☆89Apr 21, 2021Updated 5 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆29Sep 19, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆687May 27, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆65Jan 13, 2021Updated 5 years ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆200May 26, 2026Updated 3 weeks ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Jun 9, 2026Updated last week
- Marginally better than redstone☆104Aug 12, 2020Updated 5 years ago
- RISC-V Nox core☆73Jul 22, 2025Updated 10 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,217Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- ☆25Jun 23, 2024Updated last year
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple RISC-V 3-stage Pipeline in Chisel☆614Aug 9, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆366Jan 12, 2018Updated 8 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 5 years ago
- RISC-V Assembler☆18Oct 26, 2023Updated 2 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆48Jun 13, 2023Updated 3 years ago
- Synthesize Verilog to Minecraft redstone☆22Nov 9, 2024Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆521Updated this week
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- CORE-V Family of RISC-V Cores☆357Mar 31, 2026Updated 2 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Jun 11, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,552Dec 8, 2025Updated 6 months ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆316May 25, 2023Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Jun 9, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,550Nov 18, 2025Updated 7 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A MIPS CPU implemented in Verilog☆73Sep 12, 2017Updated 8 years ago
- A simple DDR3 memory controller☆65Jan 9, 2023Updated 3 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆38Jul 1, 2023Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆115Feb 13, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,247May 29, 2026Updated 3 weeks ago