tilk / riscv-simple-svLinks
A simple RISC V core for teaching
☆197Updated 3 years ago
Alternatives and similar repositories for riscv-simple-sv
Users that are interested in riscv-simple-sv are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- SystemVerilog synthesis tool☆215Updated 7 months ago
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆113Updated last year
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- RISC-V soft-core microcontroller for FPGA implementation☆184Updated this week
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆428Updated last week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- ☆298Updated last month
- RISC-V CPU Core☆389Updated 4 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- Verilog UART☆183Updated 12 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- Opensource DDR3 Controller☆389Updated 4 months ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- Code used in☆197Updated 8 years ago
- ☆190Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- Verilog Configurable Cache☆184Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆145Updated 2 weeks ago