buttercutter / DDRLinks
A simple DDR3 memory controller
☆59Updated 2 years ago
Alternatives and similar repositories for DDR
Users that are interested in DDR are comparing it to the libraries listed below
Sorting:
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated this week
- Python Tool for UVM Testbench Generation☆54Updated last year
- RISC-V Nox core☆68Updated last month
- Mathematical Functions in Verilog☆94Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- ☆27Updated 4 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- ☆64Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- ☆42Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago
- UART models for cocotb☆29Updated 2 years ago
- Platform Level Interrupt Controller☆41Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago