buttercutter / DDRLinks
A simple DDR3 memory controller
☆60Updated 2 years ago
Alternatives and similar repositories for DDR
Users that are interested in DDR are comparing it to the libraries listed below
Sorting:
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆121Updated last week
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- Ethernet interface modules for Cocotb☆71Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated 2 weeks ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- RISC-V Nox core☆68Updated 3 months ago
- Open source ISS and logic RISC-V 32 bit project☆61Updated last week
- UART models for cocotb☆31Updated last month
- ☆43Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- ☆74Updated 3 years ago
- ☆27Updated 4 years ago
- Platform Level Interrupt Controller☆43Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48Updated last year
- ☆40Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- The memory model was leveraged from micron.☆24Updated 7 years ago