A simple DDR3 memory controller
☆68Aug 20, 2026Updated 2 months ago
Alternatives and similar repositories for DDR
Users that are interested in DDR are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆94Apr 8, 2024Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆85Dec 1, 2022Updated 3 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆644Oct 10, 2021Updated 5 years ago
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 5 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- ☆84Feb 4, 2021Updated 5 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Löwe FPGA Board☆12Oct 12, 2023Updated 3 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆21Apr 27, 2024Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆149Jul 22, 2021Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- An Open Source Link Protocol and Controller☆30Aug 1, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- Direct Digital Synthesis algorithm implementation in VHDL☆12Jan 12, 2022Updated 4 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆22Sep 11, 2026Updated last month
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Arizona State University CSE320☆14Mar 22, 2015Updated 11 years ago
- Opensource DDR4 Controller☆18Sep 23, 2026Updated last month
- Generic memory implementations☆12Feb 6, 2024Updated 2 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Wishbone controlled I2C controllers☆63Aug 10, 2026Updated 2 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆39Dec 24, 2020Updated 5 years ago
- Wishbone SATA Controller☆28Sep 17, 2026Updated last month
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- Small footprint and configurable DRAM core☆568Updated this week
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 4 years ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆40Mar 13, 2025Updated last year
- General Purpose AXI Direct Memory Access☆83May 12, 2024Updated 2 years ago
- Re-coded Xilinx primitives for Verilator use☆56Jun 24, 2025Updated last year
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 9 months ago
- ☆11Aug 29, 2026Updated 2 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆50May 10, 2024Updated 2 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago