buttercutter / DDRLinks
A simple DDR3 memory controller
☆55Updated 2 years ago
Alternatives and similar repositories for DDR
Users that are interested in DDR are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆61Updated 3 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- ☆58Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- ☆25Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- UART models for cocotb☆29Updated 2 years ago