Minimalistic RV32I RISC-V Processor in System Verilog
☆38Sep 6, 2026Updated last month
Alternatives and similar repositories for RV32I
Users that are interested in RV32I are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RV64IMAC modelling using System Verilog HDL☆28Aug 15, 2026Updated 2 months ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆49Oct 12, 2026Updated 2 weeks ago
- Designing Logical Circuits using CADENCE☆10Feb 18, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Used for hardware trojan detection（Based on Trust_Hub）☆11Jul 30, 2019Updated 7 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆15Apr 18, 2024Updated 2 years ago
- APB verification using UVM☆15Sep 7, 2026Updated last month
- ☆11Nov 30, 2022Updated 3 years ago
- System Verilog based RTL design of DMA controller for 8086 microprocessor based systems.☆30Mar 30, 2020Updated 6 years ago
- AI-driven analog circuit figure generator. Ask Claude Code or Codex for a circuit and get one SVG at final size.☆40Updated this week
- Verilog design for hardware ray-caster game☆11Aug 14, 2023Updated 3 years ago
- A Verilog RTL model of a simple 8-bit RISC processor☆21Jan 15, 2019Updated 7 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆78May 8, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A simple 8086-CPU simulator using Verilog and Quartus II☆12Jul 9, 2018Updated 8 years ago
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆34Dec 5, 2024Updated last year
- A chess implementation in C++ with many player AIs, including a neural-network-powered AI not unlike Deepmind's AlphaZero chess engine...…☆23Dec 28, 2020Updated 5 years ago
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 6 years ago
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆14Jun 16, 2026Updated 4 months ago
- pcie datalink layer implementation in verilog/systemverilog☆20Sep 10, 2026Updated last month
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 4 years ago
- ☆35Nov 4, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- CheesecakeOS for Raspberry Pi Volume 0: Booting, Processes, and Virtual Memory☆12Aug 2, 2021Updated 5 years ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆22Sep 23, 2025Updated last year
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 9 months ago
- ☆14Aug 8, 2026Updated 2 months ago
- Vietnamese ID information detection☆19Jun 24, 2022Updated 4 years ago
- PUYA MCU - PY32F002A / F003 / F030 cheat sheet (шпаргалка)☆16Jul 28, 2026Updated 3 months ago
- FPGA raycaster engine written in verilog☆16Apr 19, 2019Updated 7 years ago
- ARM11 group project; Atanas G., Norbert P., Daniel Z., Levente K.: MARIO KART☆13Mar 9, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This repository contains the training code for my PyTorch YOLOX object detection tutorial.☆21Apr 27, 2025Updated last year
- Another tiny RISC-V implementation☆68Jul 19, 2021Updated 5 years ago
- RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control☆25Updated this week
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆32Jun 22, 2024Updated 2 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆35Nov 30, 2022Updated 3 years ago
- STM32 Firmware driver for the TI INA226 Current/Voltage/Power Sensor IC☆13Dec 17, 2024Updated last year
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago