Minimalistic RV32I RISC-V Processor in System Verilog
☆36Sep 6, 2026Updated 2 weeks ago
Alternatives and similar repositories for RV32I
Users that are interested in RV32I are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RV64IMAC modelling using System Verilog HDL☆27Aug 15, 2026Updated last month
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- Little cpu in verilog.☆12Updated this week
- A fitness app that has on AI camera food detection and calorie info, follow along workout. Built with React Native, Redux Tolkit, Node.js…☆13Feb 3, 2025Updated last year
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- APB verification using UVM☆15Sep 7, 2026Updated 2 weeks ago
- A Verilog RTL model of a simple 8-bit RISC processor☆21Jan 15, 2019Updated 7 years ago
- ☆11Nov 30, 2022Updated 3 years ago
- pcie datalink layer implementation in verilog/systemverilog☆17Sep 10, 2026Updated last week
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆77May 8, 2021Updated 5 years ago
- EXPERIMENTAL repository for ARM7TDMI single-step tests☆19Jun 13, 2025Updated last year
- risc-v-myth-workshop-august-Redbeard358 created by GitHub Classroom☆19Sep 15, 2020Updated 6 years ago
- A chess implementation in C++ with many player AIs, including a neural-network-powered AI not unlike Deepmind's AlphaZero chess engine...…☆23Dec 28, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fast, compact floating point math for ARM Cortex-M0+ MCUs.☆14Jun 16, 2026Updated 3 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- FPGA raycaster engine written in verilog☆16Apr 19, 2019Updated 7 years ago
- Simple key value pairs store only integer and string types.☆11Nov 5, 2018Updated 7 years ago
- ARMv7 Single-Cycle processor implementation in Logisim☆13Sep 20, 2022Updated 4 years ago
- A Python based 8085 assembler.☆13Feb 18, 2025Updated last year
- ☆36Nov 4, 2024Updated last year
- "Structured programming" macros for Gnu Assembler (gas)☆17Feb 23, 2026Updated 6 months ago
- Another tiny RISC-V implementation☆68Jul 19, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆75Aug 10, 2024Updated 2 years ago
- A SoC for DOOM☆20Apr 11, 2021Updated 5 years ago
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 8 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Jun 22, 2024Updated 2 years ago
- ☆45Jul 20, 2023Updated 3 years ago
- A Daemon for Real-Time Detection of Cache Side-Channel Attacks☆19Jun 21, 2026Updated 3 months ago
- ARM11 group project; Atanas G., Norbert P., Daniel Z., Levente K.: MARIO KART☆13Mar 9, 2019Updated 7 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆35Nov 30, 2022Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆40Nov 6, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simulator for the MIC-1 CPU described in Andrew S. Tanenbaum’s textbook Structured Computer Organization☆14Jun 21, 2022Updated 4 years ago
- Hardware Agent☆33Updated this week
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago
- Filament Painting generator for 3D printing☆31Apr 23, 2025Updated last year
- Collection of designs for the EG8010 (ASIC for single-phase SPWM control H-bridge)☆17Oct 23, 2023Updated 2 years ago
- A simple RISC V core for teaching☆215Jun 2, 2026Updated 3 months ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆48Jun 2, 2023Updated 3 years ago