antonblanchard / chiselwatt
A tiny POWER Open ISA soft processor written in Chisel
☆103Updated last year
Related projects ⓘ
Alternatives and complementary repositories for chiselwatt
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆71Updated 2 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Naive Educational RISC V processor☆74Updated last month
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆84Updated 5 years ago
- FuseSoC standard core library☆115Updated last month
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- A Verilog Synthesis Regression Test☆34Updated 8 months ago
- Yet Another RISC-V Implementation☆85Updated 2 months ago
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆114Updated 8 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- SoftCPU/SoC engine-V☆54Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆73Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆83Updated last month
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 3 weeks ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆44Updated 6 months ago
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- ☆63Updated 5 years ago
- ☆76Updated 8 months ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆54Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆58Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆64Updated 2 years ago
- Lipsi: Probably the Smallest Processor in the World☆81Updated 7 months ago
- (System)Verilog to Chisel translator☆106Updated 2 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆110Updated 4 months ago