A tiny POWER Open ISA soft processor written in Chisel
☆114Feb 13, 2023Updated 3 years ago
Alternatives and similar repositories for chiselwatt
Users that are interested in chiselwatt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tiny Open POWER ISA softcore written in VHDL 2008☆712Mar 12, 2026Updated last week
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Mar 5, 2026Updated 2 weeks ago
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- ☆20Mar 3, 2026Updated 3 weeks ago
- ☆144Apr 5, 2022Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- ☆247Aug 12, 2022Updated 3 years ago
- A 32-bit RISC-V soft processor☆322Jan 26, 2026Updated last month
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 9 months ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆53May 16, 2025Updated 10 months ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last month
- Polyphonic additive wheeltone synthesizer core☆18Oct 23, 2019Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 4 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆12Jun 4, 2021Updated 4 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 6 months ago
- A configurable SRAM generator☆58Mar 4, 2026Updated 3 weeks ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- RISC-V GPGPU☆36Mar 6, 2020Updated 6 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆130Mar 6, 2026Updated 2 weeks ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated 2 months ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- Chisel HDL example applications☆30Aug 11, 2022Updated 3 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago