antonblanchard / chiselwattLinks
A tiny POWER Open ISA soft processor written in Chisel
☆110Updated 2 years ago
Alternatives and similar repositories for chiselwatt
Users that are interested in chiselwatt are comparing it to the libraries listed below
Sorting:
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆81Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- Yet Another RISC-V Implementation☆97Updated last year
- PicoRV☆44Updated 5 years ago
- OmniXtend cache coherence protocol☆82Updated 3 months ago
- ☆64Updated 6 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 6 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- CoreScore☆163Updated last month
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Demo SoC for SiliconCompiler.☆61Updated this week
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆123Updated 9 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- An implementation of RISC-V☆43Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago