A tiny POWER Open ISA soft processor written in Chisel
☆114Feb 13, 2023Updated 3 years ago
Alternatives and similar repositories for chiselwatt
Users that are interested in chiselwatt are comparing it to the libraries listed below
Sorting:
- A tiny Open POWER ISA softcore written in VHDL 2008☆711Feb 4, 2026Updated last month
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- ☆144Apr 5, 2022Updated 3 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- ☆247Aug 12, 2022Updated 3 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆53May 16, 2025Updated 9 months ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Feb 3, 2026Updated last month
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- Polyphonic additive wheeltone synthesizer core☆18Oct 23, 2019Updated 6 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- ☆20Updated this week
- SNES for MiSTer☆16Sep 5, 2025Updated 5 months ago
- A 32-bit RISC-V soft processor☆321Jan 26, 2026Updated last month
- ☆17Nov 4, 2024Updated last year
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last month
- small board to convert linear 3 pin regulator to switching regulator (TO220 compatible, eg 7805)☆11Oct 8, 2015Updated 10 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- A configurable SRAM generator☆58Aug 19, 2025Updated 6 months ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆83Feb 7, 2026Updated 3 weeks ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago