antonblanchard / chiselwattLinks
A tiny POWER Open ISA soft processor written in Chisel
☆111Updated 2 years ago
Alternatives and similar repositories for chiselwatt
Users that are interested in chiselwatt are comparing it to the libraries listed below
Sorting:
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- ☆63Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- PicoRV☆43Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Naive Educational RISC V processor☆89Updated last week
- CoreScore☆164Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- ☆27Updated 8 months ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Yet Another RISC-V Implementation☆98Updated last year
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- The specification for the FIRRTL language☆62Updated this week
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago