A tiny POWER Open ISA soft processor written in Chisel
☆115Feb 13, 2023Updated 3 years ago
Alternatives and similar repositories for chiselwatt
Users that are interested in chiselwatt are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A tiny Open POWER ISA softcore written in VHDL 2008☆717Apr 25, 2026Updated last month
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Mar 27, 2026Updated last month
- Programmable multichannel ADPCM decoder for FPGA☆26Dec 28, 2020Updated 5 years ago
- ☆20Mar 3, 2026Updated 2 months ago
- ☆145Apr 5, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- ☆246Aug 12, 2022Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 3 months ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated 11 months ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆53May 16, 2025Updated last year
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A RISC-V Core (RV32I) written in Chisel HDL☆108Feb 3, 2026Updated 3 months ago
- Polyphonic additive wheeltone synthesizer core☆18Oct 23, 2019Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 3 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆168Nov 10, 2025Updated 6 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- ☆12Jun 4, 2021Updated 4 years ago
- SNES for MiSTer☆16Sep 5, 2025Updated 8 months ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- A dynamic verification library for Chisel.☆162Nov 9, 2024Updated last year
- RISC-V GPGPU