tomverbeure / fpga_quick_ram_update
Quickly update a bitstream with new RAM contents
☆15Updated 3 years ago
Alternatives and similar repositories for fpga_quick_ram_update:
Users that are interested in fpga_quick_ram_update are comparing it to the libraries listed below
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆18Updated last week
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆28Updated 4 months ago
- Simplified environment for litex☆14Updated 4 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆18Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- ☆26Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆10Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- ☆15Updated 3 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year