Computer architecture learning environment using FPGAs
☆15May 17, 2021Updated 4 years ago
Alternatives and similar repositories for riscv-simple
Users that are interested in riscv-simple are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple RISC V core for teaching☆204Dec 30, 2021Updated 4 years ago
- 32-bit soft RISCV processor for FPGA applications☆19Nov 25, 2023Updated 2 years ago
- A Verilog implementation of a processor cache.☆38Dec 29, 2017Updated 8 years ago
- Simple library for decoding RISC-V instructions☆24Nov 19, 2025Updated 4 months ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆17Jan 21, 2026Updated 2 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆17Jan 4, 2020Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- Digital circuit simulator, written by Jeffery P. Hansen☆10Aug 29, 2019Updated 6 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆14Apr 6, 2026Updated last week
- APB Timer Unit☆14Oct 30, 2025Updated 5 months ago
- Fork of Xilinx's Linux repo that adds support for Digilent boards☆10Feb 14, 2018Updated 8 years ago
- Sipeed Tang Nano 4K FPGA implementation of the static tuning picture I watched on TV as a kid.☆23Feb 16, 2023Updated 3 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Mar 14, 2026Updated last month
- An indoor positioning system relying on time difference of arrival measurements of ultrasonic pings from fixed transmitters.☆11May 15, 2015Updated 10 years ago
- Edge Impulse firmware for Nordic Thingy91☆13Apr 3, 2026Updated last week
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The simplest GPS tracking web-app!☆19Apr 8, 2011Updated 15 years ago
- A simple turing machine, written in Python☆15Dec 20, 2017Updated 8 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- It is a GPIO interrupt example for xilinx ZYNQ FPGA.☆14Oct 7, 2014Updated 11 years ago
- STM32f4 Discovery Board☆10Nov 17, 2017Updated 8 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- Updated version of the XUP Workshops☆12Aug 10, 2018Updated 7 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- APB Logic☆24Feb 24, 2026Updated last month
- Libretro core for Vircon32☆11Mar 31, 2026Updated 2 weeks ago
- MAH homebrew cortex m3 (Arduino due) library☆15Jan 26, 2015Updated 11 years ago
- PetaLinux BSPs for Digilent☆16Aug 15, 2016Updated 9 years ago
- Basic integrated FreeRTOS☆17Apr 2, 2015Updated 11 years ago
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆18Aug 27, 2020Updated 5 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago