Computer architecture learning environment using FPGAs
☆15May 17, 2021Updated 5 years ago
Alternatives and similar repositories for riscv-simple
Users that are interested in riscv-simple are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit soft RISCV processor for FPGA applications☆20Nov 25, 2023Updated 2 years ago
- Simple library for decoding RISC-V instructions☆23Jun 21, 2026Updated 3 months ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- A very simple VGA controller written in verilog☆25Jun 1, 2012Updated 14 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Verilog implementation of a processor cache.☆41Dec 29, 2017Updated 8 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆99Dec 5, 2019Updated 6 years ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆17Jan 4, 2020Updated 6 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated 2 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆20Jul 29, 2021Updated 5 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆16Jan 21, 2026Updated 8 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆83Jul 18, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Jun 9, 2022Updated 4 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 6 years ago
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 5 years ago
- Digital circuit simulator, written by Jeffery P. Hansen☆11Aug 29, 2019Updated 7 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 10 months ago
- Python module/package to read, handle and operate on HDF5 files generated by Multi Channel Systems MCS GmbH software☆12May 19, 2022Updated 4 years ago
- An indoor positioning system relying on time difference of arrival measurements of ultrasonic pings from fixed transmitters.☆12May 15, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆14Mar 14, 2026Updated 6 months ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆16Sep 2, 2026Updated 3 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- A port from Arjo's uSpeech library (originally intended for Arduino)☆14Jan 6, 2016Updated 10 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- ☆17Aug 25, 2026Updated last month
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆26Apr 9, 2026Updated 5 months ago
- It is a GPIO interrupt example for xilinx ZYNQ FPGA.☆14Oct 7, 2014Updated 11 years ago
- XC2064 bitstream documentation☆19Sep 24, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- RISC-V Matrix Specification☆27Dec 2, 2024Updated last year
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- Libretro core for Vircon32☆13Aug 29, 2026Updated 3 weeks ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆49Jan 4, 2025Updated last year
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 2 years ago