Computer architecture learning environment using FPGAs
☆15May 17, 2021Updated 5 years ago
Alternatives and similar repositories for riscv-simple
Users that are interested in riscv-simple are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple RISC V core for teaching☆207Dec 30, 2021Updated 4 years ago
- 32-bit soft RISCV processor for FPGA applications☆19Nov 25, 2023Updated 2 years ago
- A very simple VGA controller written in verilog☆25Jun 1, 2012Updated 13 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Verilog implementation of a processor cache.☆39Dec 29, 2017Updated 8 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆96Dec 5, 2019Updated 6 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- Pipelined RISC-V RV32I Core in Verilog☆41Apr 9, 2023Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆34Aug 27, 2024Updated last year
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 4 months ago
- A trivial riscv cpu with tomasulo algorithm implemented in Verilog HDL. Support out-of-order execution and pipline and can run in FPGA wi…☆16Jan 4, 2020Updated 6 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Apr 28, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Digital circuit simulator, written by Jeffery P. Hansen☆11Aug 29, 2019Updated 6 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 6 months ago
- Fork of Xilinx's Linux repo that adds support for Digilent boards☆10Feb 14, 2018Updated 8 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Mar 14, 2026Updated 2 months ago
- An indoor positioning system relying on time difference of arrival measurements of ultrasonic pings from fixed transmitters.☆12May 15, 2015Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- This is a SystemVerilog HDL implementation of Karatsuba multiplier.☆11Jul 8, 2020Updated 5 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 6 years ago
- A port from Arjo's uSpeech library (originally intended for Arduino)☆14Jan 6, 2016Updated 10 years ago
- ☆17Apr 23, 2018Updated 8 years ago
- A simple turing machine, written in Python☆15Dec 20, 2017Updated 8 years ago
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆26Apr 9, 2026Updated last month
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FlexBuffers implementation in Mojo☆26Jun 12, 2024Updated last year
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- The wifi mobile robot program includes a computer terminal program (Qt C++) and a robot terminal program (stm32 C); wireless control for …☆10Mar 21, 2018Updated 8 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Indoor Positioning Algorithms on Matlab☆10Mar 16, 2017Updated 9 years ago
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago