Computer architecture learning environment using FPGAs
☆15May 17, 2021Updated 4 years ago
Alternatives and similar repositories for riscv-simple
Users that are interested in riscv-simple are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit soft RISCV processor for FPGA applications☆19Nov 25, 2023Updated 2 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆30Sep 5, 2025Updated 8 months ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- A Verilog implementation of a processor cache.☆39Dec 29, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆96Dec 5, 2019Updated 6 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions☆18Jan 21, 2026Updated 3 months ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Apr 19, 2026Updated 2 weeks ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- Verilog VPI VGA Simulator using SDL☆11Feb 9, 2015Updated 11 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated 2 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Rocket on the Digilent Zybo Board☆21Aug 6, 2014Updated 11 years ago
- APB Timer Unit☆14Oct 30, 2025Updated 6 months ago
- Sipeed Tang Nano 4K FPGA implementation of the static tuning picture I watched on TV as a kid.☆23Feb 16, 2023Updated 3 years ago
- ☆11Jun 9, 2022Updated 3 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Mar 14, 2026Updated last month
- An indoor positioning system relying on time difference of arrival measurements of ultrasonic pings from fixed transmitters.☆11May 15, 2015Updated 10 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Edge Impulse firmware for Nordic Thingy91☆13Apr 3, 2026Updated last month
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A port from Arjo's uSpeech library (originally intended for Arduino)☆14Jan 6, 2016Updated 10 years ago
- ☆17Apr 23, 2018Updated 8 years ago
- A simple turing machine, written in Python☆15Dec 20, 2017Updated 8 years ago
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆26Apr 9, 2026Updated 3 weeks ago
- STM32f4 Discovery Board☆10Nov 17, 2017Updated 8 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Indoor Positioning Algorithms on Matlab☆10Mar 16, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- APB Logic☆26Feb 24, 2026Updated 2 months ago
- Libretro core for Vircon32☆11Mar 31, 2026Updated last month
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- MAH homebrew cortex m3 (Arduino due) library☆15Jan 26, 2015Updated 11 years ago