PeterAaser / RISCV-FiveStageView external linksLinks
Marginally better than redstone
☆102Aug 12, 2020Updated 5 years ago
Alternatives and similar repositories for RISCV-FiveStage
Users that are interested in RISCV-FiveStage are comparing it to the libraries listed below
Sorting:
- ☆26Sep 3, 2020Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- ☆110Oct 19, 2018Updated 7 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Simulator or Non-Uniform Cache Architectures☆10Aug 27, 2018Updated 7 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 6 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 5 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- ☆19Dec 18, 2024Updated last year
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆223Aug 25, 2020Updated 5 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 10 months ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- ☆10Dec 27, 2020Updated 5 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆154Feb 5, 2023Updated 3 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- This repo has been put together to demonstrate a number of simple MIPS Processors written in Chisel.☆18Jul 9, 2021Updated 4 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last week
- ☆11Jan 21, 2019Updated 7 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Jan 26, 2022Updated 4 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago