damdoy / simple_riscv_cpuLinks
Verilog implementation of a simple riscv cpu
☆17Updated 3 years ago
Alternatives and similar repositories for simple_riscv_cpu
Users that are interested in simple_riscv_cpu are comparing it to the libraries listed below
Sorting:
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week
- Portable HyperRAM controller☆56Updated 8 months ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆121Updated 4 years ago
- FuseSoC standard core library☆146Updated 2 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆85Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 4 months ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆78Updated last week
- Spen's Official OpenOCD Mirror☆50Updated 5 months ago
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- Nitro USB FPGA core☆87Updated last year
- Verilog wishbone components☆117Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 6 months ago
- An Open Source configuration of the Arty platform☆130Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- UART 16550 core☆37Updated 11 years ago