Alternatives and similar repositories for V2MC:

Users that are interested in V2MC are comparing it to the libraries listed below

• lethalbit / discretize
  A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad
  ☆11Updated last year
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆65Updated this week
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆18Updated 6 months ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆32Updated last week
• esmil / riscv-linux
  Getting started running RISC-V Linux
  ☆18Updated 3 years ago
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆13Updated 2 years ago
• marlls1989 / arv
  ARV: Asynchronous RISC-V Go High-level Functional Model
  ☆24Updated 3 years ago
• YosysHQ / prjtrellis-db
  Project Trellis database
  ☆13Updated last year
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆59Updated last year
• AntonMause / rv16poc
  16 bit RISC-V proof of concept
  ☆23Updated 6 months ago
• xerpi / tiny5
  RISC-V Processor Implementation (RV32IM, TileLink-UL)
  ☆23Updated last year
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆46Updated 10 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆54Updated 6 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 5 years ago
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆12Updated 3 years ago
• shrine-maiden-heavy-industries / torii-hdl
  A modern hardware definition language and toolchain based on Python
  ☆16Updated last week
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆30Updated 11 months ago
• TinyTapeout / tt-multiplexer
  ☆16Updated this week
• bieganski / mtkcpu
  RISC-V CPU implementation in Amaranth HDL (aka nMigen)
  ☆29Updated 7 months ago
• Wren6991 / ChristmasSoC
  Dual-core RISC-V SoC with JTAG, atomics, SDRAM
  ☆23Updated 3 years ago
• riscv-non-isa / riscv-external-debug-security
  The RISC-V External Debug Security Specification
  ☆19Updated 2 weeks ago
• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆19Updated 2 months ago
• franzflasch / linux_for_riscv_em
  Scripts to automate building linux images for my emulator riscv_em
  ☆15Updated last year
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆51Updated 4 years ago
• seunghyukcho / pipelined-cpu-verilog
  Verilog implementation of pipelined cpu
  ☆12Updated 4 years ago
• lushaylabs / lushay-code
  yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite
  ☆31Updated 8 months ago
• GuzTech / misato
  RISC-V Processor written in Amaranth HDL
  ☆37Updated 3 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆41Updated this week
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆43Updated 2 years ago