Alternatives and similar repositories for V2MC:

Users that are interested in V2MC are comparing it to the libraries listed below

• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆38Updated 2 months ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated 2 weeks ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆56Updated this week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆22Updated last year
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆30Updated 9 months ago
• MinecraftMachina / FabricHDL
  A Verilog synthesis flow for Minecraft redstone circuits
  ☆10Updated 2 years ago
• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆16Updated 2 months ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆25Updated 4 years ago
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆27Updated 9 months ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆29Updated this week
• iscas-tis / chisel-formal-verification
  Formal verification tools for Chisel and RISC-V
  ☆12Updated 6 months ago
• chipsalliance / rocket-chip-blocks
  RTL blocks compatible with the Rocket Chip Generator
  ☆14Updated 7 months ago
• minecrafthome / kaktoos
  CUDA program to find the tallest possible cacti in Minecraft.
  ☆10Updated last year
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆44Updated last week
• esmil / riscv-linux
  Getting started running RISC-V Linux
  ☆18Updated 3 years ago
• AntonLydike / riscemu
  RISC-V emulator in python
  ☆54Updated 6 months ago
• msyksphinz-self / riscv-isadoc
  ☆31Updated 9 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆67Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆51Updated this week
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆37Updated last month
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆44Updated last year
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆47Updated last year
• djg / verilated-rs
  Verilator Porcelain
  ☆42Updated last year
• iscas-tis / CHA
  ☆16Updated 6 months ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆13Updated 2 months ago
• CedarEDA / CedarSim.jl
  Analog Circuit Simulator
  ☆14Updated 4 months ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆74Updated this week
• CedarEDA / CedarEDA.jl
  Top level CedarEDA integration package
  ☆25Updated 3 months ago
• llvm / eudsl
  Embedded Universal DSL: a good DSL for us, by us
  ☆29Updated this week
• seunghyukcho / pipelined-cpu-verilog
  Verilog implementation of pipelined cpu
  ☆11Updated 3 years ago