sxtyzhangzk / mips-cpuLinks
A MIPS CPU implemented in Verilog
☆68Updated 7 years ago
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below
Sorting:
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆83Updated 5 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆285Updated 7 years ago
- Various caches written in Verilog-HDL☆124Updated 10 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆74Updated 7 months ago
- Naïve MIPS32 SoC implementation☆115Updated 4 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- Comment on the rocket-chip source code☆179Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆130Updated 5 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 11 months ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- ☆34Updated 5 years ago
- Pipelined RISC-V CPU☆23Updated 3 years ago
- ☆67Updated 3 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆198Updated 2 months ago
- IEEE 754 floating point unit in Verilog☆137Updated 9 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆132Updated 2 years ago
- ☆31Updated 2 months ago
- Run rocket-chip on FPGA☆68Updated 6 months ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 6 years ago
- A Tiny Processor Core☆110Updated last week
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆37Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- Chisel examples and code snippets☆251Updated 2 years ago
- Lipsi: Probably the Smallest Processor in the World☆85Updated last year
- A teaching-focused RISC-V CPU design used at UC Davis☆147Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago