A MIPS CPU implemented in Verilog
☆73Sep 12, 2017Updated 8 years ago
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- My simple CPU designed on Basys3 with RISC-V standard.☆11Jan 12, 2018Updated 8 years ago
- Fantasy Ptrace☆23Mar 14, 2018Updated 8 years ago
- The offline version of acm-compiler-judge☆13May 16, 2019Updated 7 years ago
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- SJTU Computer Architecture(1) Hw☆14Jan 12, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆365Jan 12, 2018Updated 8 years ago
- Single file interpreter (or naive virtual machine) for my intermediate representation. SSA support has been added.☆15Apr 27, 2016Updated 10 years ago
- Course material for "Numerical Methods for Data Science" (SJTU, summer 2018)☆40Jul 6, 2018Updated 7 years ago
- My personal solutions to some textbook problems☆11Feb 12, 2020Updated 6 years ago
- Riscv32 CPU Project☆95Jan 18, 2018Updated 8 years ago
- Test cases for MIPS CPU implementation☆12Dec 26, 2019Updated 6 years ago
- A compiler for the course Compiler 2017 at ACM Class, SJTU.☆81May 26, 2018Updated 8 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆96Dec 5, 2019Updated 6 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- A simple RISC V core for teaching☆207Dec 30, 2021Updated 4 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- Forth CPU J1 in SystemVerilog☆18Apr 29, 2017Updated 9 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- Deep Point Process by PyTorch☆22Nov 10, 2019Updated 6 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆98Apr 25, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- Simple library for decoding RISC-V instructions☆24Nov 19, 2025Updated 6 months ago
- An end-to-end GCN inference accelerator written in HLS☆18Apr 5, 2022Updated 4 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- ☆10Nov 14, 2022Updated 3 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆16May 26, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Apr 16, 2022Updated 4 years ago
- MIPS CPU implemented in Verilog☆651Oct 3, 2017Updated 8 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆130Nov 13, 2019Updated 6 years ago
- NMS_decode☆13Jul 17, 2020Updated 5 years ago
- ☆13Feb 8, 2022Updated 4 years ago
- ☆25May 26, 2022Updated 4 years ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆32Jul 4, 2024Updated last year