sxtyzhangzk / mips-cpu
A MIPS CPU implemented in Verilog
☆67Updated 7 years ago
Alternatives and similar repositories for mips-cpu:
Users that are interested in mips-cpu are comparing it to the libraries listed below
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆264Updated 7 years ago
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆81Updated 5 years ago
- Various caches written in Verilog-HDL☆117Updated 9 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆39Updated 7 years ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 9 months ago
- Pipelined RISC-V CPU☆24Updated 3 years ago
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆75Updated 4 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆57Updated 3 years ago
- ☆31Updated 2 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- Comment on the rocket-chip source code☆177Updated 6 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- ☆34Updated 5 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆194Updated this week
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆146Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- 《UVM实战》书本源代码和UVM 1.1d源码及Doc☆35Updated 4 years ago
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆145Updated 6 years ago
- A simple RISC-V CPU written in Verilog.☆62Updated 7 months ago
- ☆64Updated 2 years ago
- Run rocket-chip on FPGA☆67Updated 4 months ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆126Updated 5 years ago
- Vector processor for RISC-V vector ISA☆116Updated 4 years ago
- ☆74Updated this week
- Chisel examples and code snippets☆248Updated 2 years ago