sxtyzhangzk / mips-cpuLinks
A MIPS CPU implemented in Verilog
☆68Updated 7 years ago
Alternatives and similar repositories for mips-cpu
Users that are interested in mips-cpu are comparing it to the libraries listed below
Sorting:
- A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL☆90Updated 5 years ago
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆301Updated 7 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆76Updated 9 months ago
- RISC-V Torture Test☆197Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆133Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆161Updated 5 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆40Updated 7 years ago
- Main page☆128Updated 5 years ago
- ☆31Updated 5 months ago
- Chisel examples and code snippets☆257Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆150Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- Labs to learn SpinalHDL☆151Updated last year
- A Tiny Processor Core☆110Updated last month
- An open source CPU design and verification platform for academia☆112Updated last week
- Chisel Learning Journey☆109Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 3 months ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year