ASTRAN - Automatic Synthesis of Transistor Networks
☆66Apr 4, 2022Updated 3 years ago
Alternatives and similar repositories for astran
Users that are interested in astran are comparing it to the libraries listed below
Sorting:
- ☆26Apr 24, 2021Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Nov 1, 2022Updated 3 years ago
- DATC Robust Design Flow.☆35Jan 21, 2020Updated 6 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- EDA physical synthesis optimization kit☆64Nov 13, 2023Updated 2 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆247Aug 20, 2024Updated last year
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Aug 20, 2019Updated 6 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- Reinforcement learning assisted analog layout design flow.☆27Jun 17, 2024Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- ☆21May 25, 2023Updated 2 years ago
- ☆339Jan 13, 2026Updated last month
- Coriolis VLSI EDA Tool (LIP6)☆81Jan 25, 2026Updated last month
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 5 months ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆47Feb 21, 2026Updated last week
- BAG framework☆42Jul 24, 2024Updated last year
- Skill language interpreter☆73Aug 24, 2020Updated 5 years ago
- musl libc projects (such as _BSD_SOURCE)☆18Jan 1, 2014Updated 12 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- C++/Tcl, a library that allows to easily integrate C++ and Tcl.☆12Apr 26, 2018Updated 7 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- ☆16Jan 25, 2026Updated last month
- Source code for http://fearmediocrity.co.uk☆10Feb 2, 2016Updated 10 years ago