aziesemer / astran
ASTRAN - Automatic Synthesis of Transistor Networks
☆60Updated 3 years ago
Alternatives and similar repositories for astran
Users that are interested in astran are comparing it to the libraries listed below
Sorting:
- BAG framework☆40Updated 9 months ago
- ☆33Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- IDEA project source files☆106Updated 6 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆20Updated 3 years ago
- ☆44Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆28Updated 2 weeks ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 5 months ago
- ☆25Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- ☆43Updated last year
- EDA physical synthesis optimization kit☆54Updated last year
- ☆54Updated last year
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- ☆23Updated 4 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- ☆105Updated 5 years ago
- Open Analog Design Environment☆23Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆17Updated 4 years ago