ASTRAN - Automatic Synthesis of Transistor Networks
☆67Apr 4, 2022Updated 4 years ago
Alternatives and similar repositories for astran
Users that are interested in astran are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Apr 24, 2021Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆20Jul 22, 2020Updated 6 years ago
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆20Nov 1, 2022Updated 3 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆22Dec 20, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LibreSilicon's Standard Cell Library Generator☆22Jun 7, 2026Updated last month
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- EDA physical synthesis optimization kit☆68Nov 13, 2023Updated 2 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆260Aug 20, 2024Updated last year
- Qrouter detail router for digital ASIC designs☆58Nov 13, 2025Updated 8 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆28Jul 12, 2023Updated 3 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆54May 28, 2026Updated last month
- ☆372Jul 5, 2026Updated 3 weeks ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆21Aug 20, 2019Updated 6 years ago
- A parallel global router using the Galois framework☆31Apr 6, 2026Updated 3 months ago
- Rsyn – An Extensible Physical Synthesis Framework☆140Jul 20, 2024Updated 2 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Reinforcement learning assisted analog layout design flow.☆29Jun 17, 2024Updated 2 years ago
- ☆22May 25, 2023Updated 3 years ago
- cocotb extension for nMigen☆17Feb 26, 2022Updated 4 years ago
- Coriolis VLSI EDA Tool (LIP6)☆90Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- From Semiconductor to TransistorLevel Modeling in Julia☆25Oct 21, 2021Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 3 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- ☆17May 18, 2024Updated 2 years ago
- SMT-based-STDCELL-Layout-Generator☆20Sep 30, 2021Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆25Jan 20, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21Jun 16, 2026Updated last month
- Open Source Detailed Placement engine☆41Nov 27, 2019Updated 6 years ago
- ☆58Apr 8, 2024Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆152Feb 27, 2023Updated 3 years ago
- ☆16Jan 25, 2026Updated 6 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year