aziesemer / astran
ASTRAN - Automatic Synthesis of Transistor Networks
☆57Updated 2 years ago
Alternatives and similar repositories for astran:
Users that are interested in astran are comparing it to the libraries listed below
- ☆38Updated 10 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- BAG framework☆40Updated 7 months ago
- ☆33Updated 5 years ago
- ☆53Updated last year
- LAYout with Gridded Objects v2☆55Updated last month
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 5 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- IDEA project source files☆103Updated 3 months ago
- ☆23Updated 2 years ago
- ☆41Updated 5 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- ☆20Updated 3 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- SystemVerilog frontend for Yosys☆76Updated this week
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆56Updated 9 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 3 months ago
- ☆20Updated 3 years ago
- ☆58Updated this week
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Delay Calculation ToolKit☆27Updated 2 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago