aziesemer / astran
ASTRAN - Automatic Synthesis of Transistor Networks
☆53Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for astran
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- BAG framework☆41Updated 3 months ago
- Qrouter detail router for digital ASIC designs☆56Updated last month
- Builds, flow and designs for the alpha release☆53Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- ☆52Updated last year
- ☆20Updated 2 years ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- IDEA project source files☆97Updated 2 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆45Updated this week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆17Updated 5 years ago
- An open source generator for standard cell based memories.☆12Updated 8 years ago
- An automatic clock gating utility☆40Updated 3 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- ☆36Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- ☆39Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆19Updated 4 months ago
- ☆36Updated 7 months ago
- Open Analog Design Environment☆22Updated last year
- Automatic generation of real number models from analog circuits☆37Updated 7 months ago
- ☆29Updated 4 years ago
- An analytical VLSI placer☆26Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 3 years ago
- LAYout with Gridded Objects☆26Updated 4 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆30Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago