aziesemer / astran
ASTRAN - Automatic Synthesis of Transistor Networks
☆54Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for astran
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆56Updated last month
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆17Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- IDEA project source files☆98Updated last week
- Intel's Analog Detailed Router☆37Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆46Updated this week
- Builds, flow and designs for the alpha release☆53Updated 4 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- BAG framework☆41Updated 3 months ago
- An analytical VLSI placer☆26Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆20Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆52Updated 4 years ago
- ☆52Updated last year
- An automatic clock gating utility☆43Updated 4 months ago
- ☆22Updated 2 years ago
- UCSD Detailed Router☆79Updated 3 years ago
- ☆36Updated 7 months ago
- ☆50Updated 3 weeks ago
- OpenDesign Flow Database☆16Updated 6 years ago
- ☆29Updated 4 years ago
- Automatic generation of real number models from analog circuits☆37Updated 7 months ago
- VLSI EDA Global Router☆68Updated 6 years ago
- ☆39Updated 4 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 4 years ago