aziesemer / astran
ASTRAN - Automatic Synthesis of Transistor Networks
☆57Updated 2 years ago
Alternatives and similar repositories for astran:
Users that are interested in astran are comparing it to the libraries listed below
- AMC: Asynchronous Memory Compiler☆47Updated 4 years ago
- BAG framework☆40Updated 6 months ago
- IDEA project source files☆102Updated 2 months ago
- Qrouter detail router for digital ASIC designs☆56Updated 3 months ago
- EDA physical synthesis optimization kit☆50Updated last year
- ☆32Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 2 months ago
- SystemVerilog frontend for Yosys☆69Updated last week
- ☆53Updated last year
- ☆37Updated 9 months ago
- ☆101Updated 5 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- An automatic clock gating utility☆43Updated 6 months ago
- ☆31Updated 3 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆20Updated 3 years ago
- ☆20Updated 3 years ago
- Open Analog Design Environment☆22Updated last year
- ☆121Updated 6 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- An open source generator for standard cell based memories.☆12Updated 8 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 5 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆23Updated this week
- DATC Robust Design Flow.☆37Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆34Updated 2 years ago
- ☆40Updated 5 years ago
- Automatic generation of real number models from analog circuits☆37Updated 9 months ago
- OpenDesign Flow Database☆16Updated 6 years ago
- OpenPiton Design Benchmark☆24Updated last year