aziesemer / astranLinks
ASTRAN - Automatic Synthesis of Transistor Networks
☆66Updated 3 years ago
Alternatives and similar repositories for astran
Users that are interested in astran are comparing it to the libraries listed below
Sorting:
- IDEA project source files☆111Updated 2 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- BAG framework☆41Updated last year
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆127Updated last week
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- Builds, flow and designs for the alpha release☆54Updated 6 years ago
- Tools for working with circuits as graphs in python☆127Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- An analytical VLSI placer☆29Updated 4 years ago
- LAYout with Gridded Objects v2☆67Updated 6 months ago
- UCSD Detailed Router☆94Updated 5 years ago
- ☆57Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆43Updated 3 weeks ago
- ☆114Updated 4 years ago
- ☆108Updated 6 years ago
- ☆26Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆176Updated 4 months ago
- An automatic clock gating utility☆51Updated 8 months ago
- ☆32Updated 3 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Updated 5 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year