Alternatives and similar repositories for astran

Users that are interested in astran are comparing it to the libraries listed below

• bluecheetah / bag
  BAG framework
  ☆41Updated last year
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆51Updated 5 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆110Updated last month
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆57Updated 2 weeks ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆62Updated 2 years ago
• cuhk-eda / ripple-fpga
  RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA
  ☆90Updated 5 years ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆48Updated last year
• idea-fasoc / fasoc
  ☆56Updated 2 years ago
• spider-tronix / Standard-Cell-Characterization
  Open Source tool to build liberty files and for Characterizing Standard Cells.
  ☆28Updated 4 years ago
• The-OpenROAD-Project / alpha-release
  Builds, flow and designs for the alpha release
  ☆54Updated 5 years ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆168Updated 2 months ago
• The-OpenROAD-Project / TritonCTS
  Source codes and calibration scripts for clock tree synthesis
  ☆40Updated 5 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 7 months ago
• verilog-to-routing / tatum
  Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits
  ☆62Updated last year
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆46Updated 2 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆126Updated this week
• fabianschuiki / potstill
  An open source generator for standard cell based memories.
  ☆14Updated 9 years ago
• Coloquinte / Coloquinte_placement
  An analytical VLSI placer
  ☆28Updated 4 years ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆126Updated 2 years ago
• aolofsson / POSH
  ☆44Updated 5 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆172Updated this week
• stineje / CharLib
  Open-source repository for a standard-cell library characterizer using complete open-source tools
  ☆40Updated 4 months ago
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆80Updated last year
• Ravenslofty / librecell
  ☆26Updated 4 years ago
• efabless / chipignite-resources
  ☆84Updated 3 years ago
• intel / aib-phy-hardware
  ☆67Updated 2 years ago
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆40Updated 6 years ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆162Updated 2 weeks ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 10 months ago