Deepak42074 / vsdsram_sky130Links
Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns
☆14Updated 4 years ago
Alternatives and similar repositories for vsdsram_sky130
Users that are interested in vsdsram_sky130 are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- ☆38Updated 3 years ago
- ☆12Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆20Updated 3 years ago
- ☆56Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated 2 weeks ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 9 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- ☆18Updated last year
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 4 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆22Updated 3 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- ☆17Updated 3 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated last month
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- Open source process design kit for 28nm open process☆65Updated last year