Deepak42074 / vsdsram_sky130Links
Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns
☆12Updated 4 years ago
Alternatives and similar repositories for vsdsram_sky130
Users that are interested in vsdsram_sky130 are comparing it to the libraries listed below
Sorting:
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- ☆12Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- ☆41Updated 3 years ago
- ☆16Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆20Updated 3 years ago
- SRAM☆22Updated 4 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- ☆36Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Updated 2 years ago
- ☆14Updated 3 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆18Updated 7 months ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago