Deepak42074 / vsdsram_sky130Links
Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns
☆12Updated 4 years ago
Alternatives and similar repositories for vsdsram_sky130
Users that are interested in vsdsram_sky130 are comparing it to the libraries listed below
Sorting:
- Open Analog Design Environment☆24Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 4 years ago
- ☆41Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- ☆14Updated 3 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆14Updated 3 months ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- ☆18Updated 8 months ago
- ☆12Updated 3 years ago
- ☆16Updated 2 years ago
- ☆37Updated 3 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- ☆20Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 7 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 3 years ago
- ☆55Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago