Analog and power building blocks for sky130 pdk
☆22Mar 3, 2021Updated 5 years ago
Alternatives and similar repositories for sky130-analog
Users that are interested in sky130-analog are comparing it to the libraries listed below
Sorting:
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Learning to do things with the Skywater 130nm process☆90Oct 21, 2020Updated 5 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- skywater 130nm pdk☆44Feb 21, 2026Updated 2 weeks ago
- ☆26Sep 3, 2025Updated 6 months ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- ☆12May 29, 2020Updated 5 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- Online viewer of Xschem schematic files☆29Dec 14, 2025Updated 2 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Characterizer☆31Nov 19, 2025Updated 3 months ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Jul 22, 2021Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated last month
- ☆87Nov 7, 2022Updated 3 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- ☆13Apr 22, 2021Updated 4 years ago
- Hdl21 Schematics☆16Jan 24, 2024Updated 2 years ago
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆19Oct 12, 2025Updated 4 months ago
- Arbitrary Cell Generator enables parametrized grid-free circuit layout creation☆17Jun 1, 2020Updated 5 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- ☆13May 11, 2022Updated 3 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 11 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- ☆38Jul 11, 2022Updated 3 years ago