stineje / CharLibLinks
Open-source repository for a standard-cell library characterizer using complete open-source tools
☆30Updated last month
Alternatives and similar repositories for CharLib
Users that are interested in CharLib are comparing it to the libraries listed below
Sorting:
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Circuit Automatic Characterization Engine☆49Updated 3 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- Characterizer☆22Updated 2 weeks ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆32Updated 4 months ago
- An automatic clock gating utility☆48Updated last month
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- Home of the open-source EDA course.☆41Updated 2 months ago
- ☆20Updated 3 years ago
- ☆41Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆23Updated 10 months ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆14Updated last month
- Intel's Analog Detailed Router☆38Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆41Updated 11 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- ☆44Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- BAG framework☆40Updated 10 months ago
- ☆24Updated 4 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆64Updated 2 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆41Updated 2 months ago
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- ☆79Updated 4 months ago