stineje / CharLib
Open-source repository for a standard-cell library characterizer using complete open-source tools
☆18Updated 3 months ago
Related projects: ⓘ
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆23Updated 3 years ago
- ☆19Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆21Updated last year
- ☆28Updated 2 weeks ago
- repository for a bandgap voltage reference in SKY130 technology☆29Updated last year
- Characterizer☆19Updated 3 weeks ago
- Circuit Automatic Characterization Engine☆42Updated 2 weeks ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- PLL Designs on Skywater 130nm MPW☆19Updated 9 months ago
- An automatic clock gating utility☆40Updated 2 months ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆24Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆44Updated 4 years ago
- ☆34Updated 5 months ago
- Open source process design kit for 28nm open process☆38Updated 4 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆21Updated last year
- BAG framework☆41Updated last month
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆57Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 8 months ago
- An open source generator for standard cell based memories.☆11Updated 8 years ago
- KLayout technology files for Skywater SKY130☆37Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆37Updated last month
- ☆35Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆48Updated 2 weeks ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Updated 4 years ago
- ☆25Updated this week
- Verilog-A simulation models☆49Updated 3 weeks ago
- ☆35Updated last week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆41Updated 3 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆9Updated last year