Gate-level visualization generator for SKY130-based chip designs.
☆20Jul 22, 2021Updated 4 years ago
Alternatives and similar repositories for sky130-chip-vis
Users that are interested in sky130-chip-vis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆10Jan 11, 2021Updated 5 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 8 months ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- A ritual to channel the unseen☆16Jan 15, 2025Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Jul 5, 2021Updated 4 years ago
- ☆26Sep 3, 2025Updated 6 months ago
- A Python to VHDL compiler☆17Apr 28, 2025Updated 10 months ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆16Oct 29, 2021Updated 4 years ago
- ☆21Apr 8, 2019Updated 6 years ago
- ☆24Dec 8, 2021Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- Bluespec H.264 Decoder☆12Jul 17, 2014Updated 11 years ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆19Oct 12, 2025Updated 5 months ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- converts catgirls to gds files☆15May 24, 2021Updated 4 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Feb 25, 2026Updated 3 weeks ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 4 months ago
- A configurable SRAM generator☆58Mar 4, 2026Updated 2 weeks ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- Prefix tree adder space exploration library☆55Jan 27, 2026Updated last month
- download the macOS SDK legally without an Apple account☆11Jun 1, 2023Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Logic circuit analysis and optimization☆46Feb 2, 2026Updated last month
- Some WIP GameCube toolchain in Rust☆13Jun 15, 2021Updated 4 years ago
- Mirror of tachyon-da cvc Verilog simulator☆51Mar 16, 2026Updated last week
- A complete open-source design-for-testing (DFT) Solution☆182Aug 30, 2025Updated 6 months ago
- Rust Test Bench - write HDL tests in Rust.☆24Nov 28, 2022Updated 3 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago