asinghani / sky130-chip-visLinks
Gate-level visualization generator for SKY130-based chip designs.
☆21Updated 4 years ago
Alternatives and similar repositories for sky130-chip-vis
Users that are interested in sky130-chip-vis are comparing it to the libraries listed below
Sorting:
- ☆38Updated 3 years ago
- An automatic clock gating utility☆50Updated 5 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Prefix tree adder space exploration library☆57Updated 10 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆39Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Characterizer☆30Updated last month
- Circuit Automatic Characterization Engine☆51Updated 7 months ago
- AXI Formal Verification IP☆20Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 5 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated 2 months ago
- ☆33Updated 2 years ago
- A configurable SRAM generator☆54Updated last month
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 6 months ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated 3 weeks ago
- cocotb extension for nMigen☆17Updated 3 years ago
- Open-source PDK version manager☆24Updated 2 weeks ago
- PicoRV☆44Updated 5 years ago