asinghani / sky130-chip-visLinks
Gate-level visualization generator for SKY130-based chip designs.
☆21Updated 4 years ago
Alternatives and similar repositories for sky130-chip-vis
Users that are interested in sky130-chip-vis are comparing it to the libraries listed below
Sorting:
- An automatic clock gating utility☆50Updated 4 months ago
- ☆38Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Mutation Cover with Yosys (MCY)☆85Updated 2 weeks ago
- AXI Formal Verification IP☆20Updated 4 years ago
- ☆39Updated 2 years ago
- Prefix tree adder space exploration library☆57Updated 9 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆57Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- A configurable SRAM generator☆53Updated this week
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ☆32Updated 7 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- Characterizer☆30Updated last week
- Specification of the Wishbone SoC Interconnect Architecture☆46Updated 3 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 3 years ago
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- ☆49Updated 4 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- USB virtual model in C++ for Verilog☆31Updated 10 months ago