leviathanch / libresiliconprocessLinks
☆30Updated 6 years ago
Alternatives and similar repositories for libresiliconprocess
Users that are interested in libresiliconprocess are comparing it to the libraries listed below
Sorting:
- Copyleftist's Standard Cell Library☆99Updated last year
- 1st Testwafer for LibreSilicon☆15Updated 6 years ago
- ☆91Updated 6 years ago
- Free open source EDA tools☆66Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A Qt5 based free VLSI development tool☆31Updated 7 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- OpenFPGA☆33Updated 7 years ago
- Open Processor Architecture☆26Updated 9 years ago
- ☆10Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- chipy hdl☆17Updated 7 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Multi-threaded 32-bit embedded core family.☆24Updated 13 years ago
- ☆112Updated 4 years ago
- Web-based HDL diagramming tool☆79Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- Exploration of alternative hardware description languages☆28Updated 7 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago
- ☆27Updated 8 months ago
- Yet Another VHDL tool☆30Updated 8 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- ☆61Updated 2 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆154Updated 11 years ago