leviathanch / libresiliconprocessLinks
☆29Updated 6 years ago
Alternatives and similar repositories for libresiliconprocess
Users that are interested in libresiliconprocess are comparing it to the libraries listed below
Sorting:
- Copyleftist's Standard Cell Library☆99Updated last year
- 1st Testwafer for LibreSilicon☆15Updated 6 years ago
- Free open source EDA tools☆66Updated 6 years ago
- ☆91Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- OpenFPGA☆34Updated 7 years ago
- ☆10Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- A Qt5 based free VLSI development tool☆31Updated 7 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- FPGA config visualized. demo:☆19Updated 5 years ago
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- ☆23Updated 4 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Exploration of alternative hardware description languages☆28Updated 7 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- A bit-serial CPU☆19Updated 6 years ago
- Web-based HDL diagramming tool☆79Updated 2 years ago
- Libre Silicon Compiler☆22Updated 4 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆11Updated 7 years ago
- chipy hdl☆17Updated 7 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 8 months ago