leviathanch / libresiliconprocess
☆29Updated 5 years ago
Alternatives and similar repositories for libresiliconprocess:
Users that are interested in libresiliconprocess are comparing it to the libraries listed below
- 1st Testwafer for LibreSilicon☆15Updated 5 years ago
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- Copyleftist's Standard Cell Library☆98Updated 11 months ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- chipy hdl☆17Updated 7 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Free open source EDA tools☆66Updated 5 years ago
- A bit-serial CPU☆18Updated 5 years ago
- Multi-threaded 32-bit embedded core family.☆24Updated 12 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 6 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- A collection of HDL cores written in MyHDL.☆12Updated 9 years ago
- ☆91Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Finding the bacteria in rotting FPGA designs.☆13Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- ☆10Updated 5 years ago
- OpenFPGA☆33Updated 7 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Project Trellis database☆13Updated last year
- SPI core☆15Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- 1st Testwafer for LibreSilicon☆28Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago