leviathanch / libresiliconprocessLinks
☆30Updated 6 years ago
Alternatives and similar repositories for libresiliconprocess
Users that are interested in libresiliconprocess are comparing it to the libraries listed below
Sorting:
- Copyleftist's Standard Cell Library☆100Updated last year
- 1st Testwafer for LibreSilicon☆15Updated 6 years ago
- ☆91Updated 6 years ago
- Free open source EDA tools☆66Updated 6 years ago
- A Qt5 based free VLSI development tool☆31Updated 7 years ago
- OpenFPGA☆34Updated 7 years ago
- Open Processor Architecture☆26Updated 9 years ago
- 64-bit MISC Architecture CPU☆13Updated 9 years ago
- ☆10Updated 6 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 11 months ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- Web-based HDL diagramming tool☆82Updated 2 years ago
- A bit-serial CPU☆19Updated 6 years ago
- ☆61Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆35Updated last month
- Rust proof-of-concept for GPU waveform rendering☆13Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆112Updated 2 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated last week
- Project Trellis database☆14Updated 3 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆19Updated 2 years ago