leviathanch/libresiliconprocess external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

leviathanch/libresiliconprocess

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/leviathanch/libresiliconprocess)

Close

leviathanch / libresiliconprocessView on GitHubMore

• External links
• Readme badge

☆30Aug 19, 2019Updated 6 years ago

Alternatives and similar repositories for libresiliconprocess

Users that are interested in libresiliconprocess are comparing it to the libraries listed below

• chipforge / StdCellLib

  View on GitHub
  Copyleftist's Standard Cell Library
  ☆101May 2, 2024Updated last year
• chipforge / PearlRiver

  View on GitHub
  1st Testwafer for LibreSilicon
  ☆15May 24, 2019Updated 6 years ago
• foshardware / lsc

  View on GitHub
  Libre Silicon Compiler
  ☆22Apr 13, 2021Updated 4 years ago
• leviathanch / qtflow

  View on GitHub
  A Qt5 based free VLSI development tool
  ☆31Jun 24, 2018Updated 7 years ago
• libresilicon / process

  View on GitHub
  ☆91Aug 17, 2019Updated 6 years ago
• efabless / ravenna

  View on GitHub
  32-bit RISC-V microcontroller
  ☆12Sep 11, 2021Updated 4 years ago
• freecores / divider

  View on GitHub
  Hardware Division Units
  ☆10Jul 17, 2014Updated 11 years ago
• libresilicon / coriolis

  View on GitHub
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15May 21, 2018Updated 7 years ago
• htfab / rotfpga

  View on GitHub
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆24Nov 15, 2021Updated 4 years ago
• nobodywasishere / VHDLproc

  View on GitHub
  VHDLproc is a VHDL preprocessor
  ☆24May 12, 2022Updated 3 years ago
• libresilicon / qtflow

  View on GitHub
  Free open source EDA tools
  ☆66Oct 1, 2019Updated 6 years ago
• ieee-ceda-datc / datc-rdf-calibrations

  View on GitHub
  ☆19Oct 28, 2024Updated last year
• thesourcerer8 / StdCellLib

  View on GitHub
  LibreSilicon's Standard Cell Library Generator
  ☆22Oct 30, 2025Updated 4 months ago
• ARNTM / Todo_TELEMATICA

  View on GitHub
  ☆12May 21, 2024Updated last year
• EDAPack / edapack

  View on GitHub
  Provides a packaged collection of open source EDA tools
  ☆12Apr 14, 2019Updated 6 years ago
• t-crest / reconfig

  View on GitHub
  Hardware and script files related to dynamic partial reconfiguration
  ☆11Mar 16, 2018Updated 8 years ago
• mabrains / OpenAnalogDesign

  View on GitHub
  Open Analog Design Environment
  ☆25May 19, 2023Updated 2 years ago
• milovanovic / caravel_spectrometer

  View on GitHub
  ☆12Dec 22, 2020Updated 5 years ago
• dbhi / vboard

  View on GitHub
  Virtual development board for HDL design
  ☆42Mar 31, 2023Updated 2 years ago
• ucb-cs250 / caravel_fpga250

  View on GitHub
  FPGA250 aboard the eFabless Caravel
  ☆33Dec 22, 2020Updated 5 years ago
• rggen / rggen-vhdl

  View on GitHub
  VHDL plugin for RgGen
  ☆15Jan 7, 2026Updated 2 months ago
• Bryce-Readyhough / caravel_UNCC_MPW_1

  View on GitHub
  This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…
  ☆12Apr 21, 2023Updated 2 years ago
• drom / icedrom

  View on GitHub
  FPGA config visualized. demo:
  ☆20Mar 17, 2020Updated 6 years ago
• mattvenn / efabless_project_tool

  View on GitHub
  Tool to fetch and parse data about Efabless MPW projects
  ☆15Jan 10, 2023Updated 3 years ago
• jorgetavares / zsort

  View on GitHub
  zsort is a collection of portable sorting algorithms in Common Lisp.
  ☆29Apr 23, 2012Updated 13 years ago
• VHDL / CoreLib

  View on GitHub
  A VHDL Core Library.
  ☆18Mar 29, 2017Updated 8 years ago
• OpenCAPI / omi_device_ice

  View on GitHub
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆20Jan 5, 2023Updated 3 years ago
• efabless / proton

  View on GitHub
  ☆33Jul 28, 2020Updated 5 years ago
• andreashandel / IDEMAbook

  View on GitHub
  Book on Dynamical Systems Approaches to Infectious Disease Epidemiology
  ☆10Nov 30, 2021Updated 4 years ago
• masc-ucsc / fluid

  View on GitHub
  Fluid Pipelines
  ☆11May 4, 2018Updated 7 years ago
• PDP-10 / macsyma

  View on GitHub
  Macsyma
  ☆14Jan 23, 2018Updated 8 years ago
• projectapheleia / avl

  View on GitHub
  Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb
  ☆52Mar 5, 2026Updated 2 weeks ago
• vsdip / vsdsram

  View on GitHub
  An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…
  ☆14Jul 22, 2020Updated 5 years ago
• rsnikhil / Bluespec_BSV_Formal_Semantics

  View on GitHub
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Jul 17, 2016Updated 9 years ago
• jiongchen / riemann

  View on GitHub
  Something called geometry
  ☆34Sep 7, 2025Updated 6 months ago
• KQMATH / tex2max

  View on GitHub
  JavaScript library for converting LaTeX math into Maxima code
  ☆16Jan 4, 2023Updated 3 years ago
• vsdip / rvmyth_avsddac_interface

  View on GitHub
  ☆15Dec 2, 2021Updated 4 years ago
• tmeissner / formal_hw_verification

  View on GitHub
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆43Mar 7, 2024Updated 2 years ago
• nunezluis / MisCursos

  View on GitHub
  El repositorio de Mis cursos
  ☆19Updated this week