Converting systemverilog to verilog.
☆10Feb 15, 2018Updated 8 years ago
Alternatives and similar repositories for systemverilog2verilog
Users that are interested in systemverilog2verilog are comparing it to the libraries listed below
Sorting:
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆19Oct 12, 2025Updated 4 months ago
- QC Study Group Github Repository☆13Dec 15, 2020Updated 5 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- ☆20Nov 22, 2021Updated 4 years ago
- Discord Bot that leverages the idea of nested containers using podman, runs untrusted user input, executes Quantum Circuits, allows users…☆27May 19, 2021Updated 4 years ago
- ☆26Sep 3, 2025Updated 6 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Skywater 130nm Klayout Device Generators PDK☆30Jul 12, 2024Updated last year
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- A python script, to help with Rockbox cover art conversion.☆10Apr 16, 2025Updated 10 months ago
- Environmental Studies (P/F course) - End Semester Project☆10Jun 10, 2021Updated 4 years ago
- Easy access to OpenSource TCAD Tools☆44Dec 27, 2025Updated 2 months ago
- Arduino macro keyboard using an Arduino Uno. Code is written in the IDE and then firmware is changed on the Arduino Uno to keyboard firmw…☆38Jun 10, 2021Updated 4 years ago
- Internal Form library utilizing Formik, Yup and Material-UI☆13Oct 24, 2023Updated 2 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- mojito☆12May 1, 2018Updated 7 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- Mirror of tachyon-da cvc Verilog simulator☆48Jul 16, 2023Updated 2 years ago
- Controlling scientific instruments used in optics, photonics and electronics labs☆15May 20, 2025Updated 9 months ago
- ☆11Jan 21, 2019Updated 7 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- Play minesweeper on your 3DS with a first person view!☆11Oct 31, 2021Updated 4 years ago
- Chrome extension for generating ID numbers.☆10Apr 21, 2020Updated 5 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago