efabless / caravel_mgmt_soc_litexLinks
https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/
☆28Updated 10 months ago
Alternatives and similar repositories for caravel_mgmt_soc_litex
Users that are interested in caravel_mgmt_soc_litex are comparing it to the libraries listed below
Sorting:
- ☆17Updated last year
- ☆38Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆26Updated 3 months ago
- ☆15Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- Extended and external tests for Verilator testing☆17Updated 3 weeks ago
- ☆43Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆48Updated 8 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated last week
- Characterizer☆30Updated 2 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- ☆12Updated 3 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 3 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆76Updated 5 years ago
- Completed LDO Design for Skywaters 130nm☆17Updated 2 years ago
- An automatic clock gating utility☆51Updated 7 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆33Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 8 months ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- ☆33Updated 10 months ago