https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/
☆30Jan 21, 2025Updated last year
Alternatives and similar repositories for caravel_mgmt_soc_litex
Users that are interested in caravel_mgmt_soc_litex are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository containing common Makefiles for setting up conda environments.☆10Feb 10, 2023Updated 3 years ago
- ☆18Nov 4, 2024Updated last year
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆22Aug 22, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆89May 11, 2026Updated 3 months ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- IO and periphery cells for the GF180MCU provided by GlobalFoundries.☆14Dec 3, 2022Updated 3 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆353Oct 22, 2025Updated 10 months ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- ☆47Feb 25, 2025Updated last year
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆34Jan 17, 2020Updated 6 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆29Dec 1, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆19Aug 14, 2026Updated 3 weeks ago
- SKY130 ReRAM and examples (SkyWater Provided)☆45Apr 20, 2022Updated 4 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 13 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- https://caravel-user-project.readthedocs.io☆239Feb 25, 2025Updated last year
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆175Nov 10, 2025Updated 9 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆21Oct 28, 2024Updated last year
- An open source PDK using TIGFET 10nm devices.☆60Dec 19, 2022Updated 3 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆19Apr 6, 2022Updated 4 years ago
- The RISC-V External Debug Security Specification☆20Updated this week
- ☆21Nov 22, 2021Updated 4 years ago
- skywater 130nm pdk☆61Updated this week