efabless / caravel_mgmt_soc_litexLinks
https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/
☆28Updated 5 months ago
Alternatives and similar repositories for caravel_mgmt_soc_litex
Users that are interested in caravel_mgmt_soc_litex are comparing it to the libraries listed below
Sorting:
- ☆17Updated 8 months ago
- ☆37Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 7 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆35Updated 8 months ago
- Characterizer☆28Updated last month
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- ☆14Updated 3 years ago
- ☆48Updated 5 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆52Updated 3 months ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- ☆22Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated last week
- An automatic clock gating utility☆50Updated 3 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated last month
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 2 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- ☆11Updated 2 years ago
- ☆41Updated 3 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week