mattvenn / logo-to-gds2Links
☆18Updated 2 years ago
Alternatives and similar repositories for logo-to-gds2
Users that are interested in logo-to-gds2 are comparing it to the libraries listed below
Sorting:
- SAR ADC on tiny tapeout☆42Updated 4 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- ☆37Updated 2 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 5 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated 11 months ago
- ☆33Updated 2 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- CMake based hardware build system☆27Updated last week
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 2 months ago
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- An automatic clock gating utility☆49Updated 2 months ago
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- Virtual development board for HDL design☆42Updated 2 years ago
- BAG framework☆40Updated 11 months ago