google / skywater-pdk-libs-sky130_fd_pr_reram
SKY130 ReRAM and examples (SkyWater Provided)
☆36Updated 2 years ago
Alternatives and similar repositories for skywater-pdk-libs-sky130_fd_pr_reram:
Users that are interested in skywater-pdk-libs-sky130_fd_pr_reram are comparing it to the libraries listed below
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- ☆40Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆64Updated 3 years ago
- Primitives for SKY130 provided by SkyWater.☆23Updated 10 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆79Updated 5 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆60Updated 8 years ago
- ☆20Updated 3 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆41Updated 3 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆56Updated 2 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆11Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆46Updated this week
- Automatic generation of real number models from analog circuits☆37Updated 9 months ago
- ☆78Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆157Updated 4 years ago
- SRAM☆21Updated 4 years ago
- ☆16Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆23Updated this week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆43Updated 4 years ago
- Raw data collected about the SKY130 process technology.☆52Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆59Updated this week