google / skywater-pdk-libs-sky130_fd_pr_reram
SKY130 ReRAM and examples (SkyWater Provided)
☆38Updated 3 years ago
Alternatives and similar repositories for skywater-pdk-libs-sky130_fd_pr_reram:
Users that are interested in skywater-pdk-libs-sky130_fd_pr_reram are comparing it to the libraries listed below
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Logic synthesis and ABC based optimization☆49Updated last week
- sram/rram/mram.. compiler☆33Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ☆79Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆49Updated last year
- Open source process design kit for 28nm open process☆54Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆65Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Matrix Multiply and Accumulate unit written in System Verilog☆10Updated 6 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆92Updated 2 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- Home of the Advanced Interface Bus (AIB) specification.☆52Updated 2 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆26Updated 5 years ago
- Primitives for SKY130 provided by SkyWater.☆24Updated last year
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 8 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated 2 years ago
- ☆40Updated 3 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆33Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆41Updated 3 years ago
- SRAM☆22Updated 4 years ago