vsdip / vsdStdCellCharacterizer_sky130Links
☆20Updated 3 years ago
Alternatives and similar repositories for vsdStdCellCharacterizer_sky130
Users that are interested in vsdStdCellCharacterizer_sky130 are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated 2 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Characterizer☆30Updated 2 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 3 months ago
- ☆33Updated 5 years ago
- Open Source PHY v2☆31Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- ☆44Updated 5 years ago
- Open Analog Design Environment☆24Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Open source process design kit for 28nm open process☆65Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆17Updated 5 months ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 7 months ago
- SRAM☆22Updated 5 years ago
- ☆32Updated 9 months ago
- Cross EDA Abstraction and Automation☆40Updated this week
- Automatic generation of real number models from analog circuits☆45Updated last year
- Python interface for cross-calling with HDL☆39Updated 2 weeks ago
- ☆13Updated 2 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year