☆21Nov 22, 2021Updated 4 years ago
Alternatives and similar repositories for vsdStdCellCharacterizer_sky130
Users that are interested in vsdStdCellCharacterizer_sky130 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LibreSilicon's Standard Cell Library Generator☆22Aug 22, 2026Updated last month
- ☆16May 11, 2022Updated 4 years ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆28Mar 29, 2021Updated 5 years ago
- ☆17Sep 19, 2022Updated 4 years ago
- ☆13Apr 22, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- ☆42Feb 28, 2022Updated 4 years ago
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆18Oct 16, 2021Updated 4 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- Easy access to OpenSource TCAD Tools☆47Jun 25, 2026Updated 2 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- Characterizer☆39Aug 26, 2026Updated 3 weeks ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆67Sep 9, 2026Updated last week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 7 months ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆27Jul 23, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An example of analogue design using open source IC design tools☆29Jul 22, 2021Updated 5 years ago
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆20Aug 14, 2026Updated last month
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆41Jun 2, 2021Updated 5 years ago
- Skill language interpreter☆77Aug 24, 2020Updated 6 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆30Jan 21, 2025Updated last year
- ☆12May 31, 2016Updated 10 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆62May 20, 2020Updated 6 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆17Dec 8, 2020Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- Prefix tree adder space exploration library☆57Jan 27, 2026Updated 7 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆85Nov 26, 2020Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆143Jul 7, 2026Updated 2 months ago
- ☆10May 27, 2026Updated 3 months ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- ☆51Mar 2, 2023Updated 3 years ago