☆21Nov 22, 2021Updated 4 years ago
Alternatives and similar repositories for vsdStdCellCharacterizer_sky130
Users that are interested in vsdStdCellCharacterizer_sky130 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LibreSilicon's Standard Cell Library Generator☆22Jun 7, 2026Updated last month
- ☆14May 11, 2022Updated 4 years ago
- This repository contains source code that is aimed at converting a Spice NetList to its corresponding layout.☆27Mar 29, 2021Updated 5 years ago
- ☆17Sep 19, 2022Updated 3 years ago
- ☆13Apr 22, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 6 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆21Dec 15, 2020Updated 5 years ago
- ☆41Feb 28, 2022Updated 4 years ago
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆17Oct 16, 2021Updated 4 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆17Mar 31, 2021Updated 5 years ago
- Easy access to OpenSource TCAD Tools☆47Jun 25, 2026Updated 3 weeks ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆56Jan 4, 2022Updated 4 years ago
- Characterizer☆38Jun 26, 2026Updated 3 weeks ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆64Updated this week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 5 months ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆26Jul 23, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An example of analogue design using open source IC design tools☆29Jul 22, 2021Updated 5 years ago
- Symbolic differentation of algebraic expressions with Python and Tcl interfaces.☆19Oct 12, 2025Updated 9 months ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 5 years ago
- Skill language interpreter☆75Aug 24, 2020Updated 5 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆30Jan 21, 2025Updated last year
- ☆12May 31, 2016Updated 10 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆61May 20, 2020Updated 6 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆16Dec 8, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated 5 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆84Nov 26, 2020Updated 5 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆137Jul 7, 2026Updated 2 weeks ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- ☆47Mar 2, 2023Updated 3 years ago
- SRAM☆24Sep 6, 2020Updated 5 years ago