yrrapt / amsat_txrx_icLinks
An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)
☆71Updated 4 years ago
Alternatives and similar repositories for amsat_txrx_ic
Users that are interested in amsat_txrx_ic are comparing it to the libraries listed below
Sorting:
- ☆30Updated 4 years ago
- ☆39Updated 2 years ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated last month
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆116Updated 4 years ago
- Efabless mpw7 submission☆13Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- This repository is for (pre-)release versions of the Revolution EDA.☆44Updated this week
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated 3 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- Skywaters 130nm Klayout PDK☆27Updated 8 months ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆12Updated last year
- Small footprint and configurable JESD204B core☆45Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆80Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- Learning to do things with the Skywater 130nm process☆84Updated 4 years ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆34Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 8 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆73Updated last month