stineje / sky130RHBDlib
Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130
☆3Updated 3 months ago
Alternatives and similar repositories for sky130RHBDlib:
Users that are interested in sky130RHBDlib are comparing it to the libraries listed below
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A set of rules and recommendations for analog and digital circuit designers.☆27Updated 3 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- ☆40Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆26Updated this week
- SystemVerilog Linter based on pyslang☆29Updated last month
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- ☆31Updated last month
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated 3 weeks ago
- Open source process design kit for 28nm open process☆48Updated 10 months ago
- ☆20Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- ☆12Updated 2 years ago
- Circuit Automatic Characterization Engine☆47Updated 3 weeks ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated 8 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆57Updated 3 months ago
- ☆16Updated 2 years ago
- Skywaters 130nm Klayout PDK☆23Updated last month
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- ☆36Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated 7 months ago
- Home of the open-source EDA course.☆34Updated last week
- An open-source HDL register code generator fast enough to run in real time.☆56Updated last week
- Flip flop setup, hold & metastability explorer tool☆33Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆43Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆30Updated last week