JakobRat / RALFLinks
Reinforcement learning assisted analog layout design flow.
☆25Updated last year
Alternatives and similar repositories for RALF
Users that are interested in RALF are comparing it to the libraries listed below
Sorting:
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆24Updated last year
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆39Updated last year
- LAYout with Gridded Objects v2☆59Updated last month
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- Reinforcement learning assisted analog layout design flow.☆28Updated last year
- Circuit Automatic Characterization Engine☆50Updated 6 months ago
- Hardware Description Library☆82Updated 4 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated this week
- Parasitic Extraction for KLayout☆26Updated this week
- A python3 gm/ID starter kit☆51Updated 11 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆19Updated 4 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆45Updated last month
- Intel's Analog Detailed Router☆39Updated 6 years ago
- A tiny Python package to parse spice raw data files.☆53Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- awesome-Analog-IC-Design-Automation☆39Updated 2 years ago
- KLayout technology files for Skywater SKY130☆41Updated 2 years ago
- Skywaters 130nm Klayout PDK☆26Updated 6 months ago
- ☆84Updated 6 months ago
- Advanced Integrated Circuits 2024☆24Updated 8 months ago
- Interchange formats for chip design.☆31Updated 3 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last week
- MOSIS MPW Test Data and SPICE Models Collections☆37Updated 5 years ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 3 months ago
- Verilog-A simulation models☆78Updated last week
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 3 years ago