JakobRat / RALFLinks
Reinforcement learning assisted analog layout design flow.
☆26Updated last year
Alternatives and similar repositories for RALF
Users that are interested in RALF are comparing it to the libraries listed below
Sorting:
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆26Updated last year
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- LAYout with Gridded Objects v2☆67Updated 6 months ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆46Updated last year
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- Circuit Automatic Characterization Engine☆51Updated 11 months ago
- Parasitic Extraction for KLayout☆36Updated this week
- Hardware Description Library☆88Updated 8 months ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Skywaters 130nm Klayout PDK☆30Updated 11 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated last week
- A python3 gm/ID starter kit☆58Updated 2 weeks ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 3 months ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆23Updated 4 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆43Updated 3 weeks ago
- Parasitic capacitance analysis of foundry metal stackups☆15Updated 8 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Skywater 130nm Klayout Device Generators PDK☆30Updated last year
- Verilog-A simulation models☆90Updated 2 months ago
- A tiny Python package to parse spice raw data files.☆53Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆22Updated 2 years ago
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆109Updated last month
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- ☆12Updated 2 years ago
- Interchange formats for chip design.☆36Updated 7 months ago
- ☆40Updated 2 years ago