A collection of big designs to run post-synthesis simulations with yosys
☆52Oct 27, 2015Updated 11 years ago
Alternatives and similar repositories for yosys-bigsim
Users that are interested in yosys-bigsim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GUI for SymbiYosys☆19Aug 4, 2026Updated 3 months ago
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 9 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆25Aug 22, 2026Updated 2 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆22Updated this week
- A modular hardware abstraction library☆53Updated this week
- Circuit Release for Analog Test Cases from UW IDEA project☆10Sep 14, 2022Updated 4 years ago
- ☆14Jun 21, 2026Updated 4 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆38Oct 29, 2026Updated last week
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆40May 9, 2022Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Jan 30, 2025Updated last year
- Project Trellis database☆16Oct 12, 2026Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆564Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OpenDesign Flow Database☆17Oct 31, 2018Updated 8 years ago
- ☆103Jun 26, 2019Updated 7 years ago
- spGPU library for sparse linear algebra on GPUs☆10Mar 11, 2026Updated 7 months ago
- Very small and high performance CPU☆13Dec 3, 2024Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- Equivalence checking with Yosys☆68Oct 27, 2026Updated last week
- IDEA project source files☆115Apr 15, 2026Updated 6 months ago
- ☆11Feb 14, 2020Updated 6 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- This repository contain source code for ngspice and ghdl integration☆37Jun 3, 2026Updated 5 months ago
- Yosys Open SYnthesis Suite☆4,872Updated this week
- ☆114Feb 2, 2021Updated 5 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- DATC Robust Design Flow.☆37Jan 21, 2020Updated 6 years ago
- SMT-based-STDCELL-Layout-Generator☆20Sep 30, 2021Updated 5 years ago