A collection of big designs to run post-synthesis simulations with yosys
☆52Oct 27, 2015Updated 10 years ago
Alternatives and similar repositories for yosys-bigsim
Users that are interested in yosys-bigsim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GUI for SymbiYosys☆19Aug 4, 2026Updated 2 months ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- Yosys Plugins☆23Jul 16, 2019Updated 7 years ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Project Trellis database☆16Updated this week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- LibreSilicon's Standard Cell Library Generator☆23Aug 22, 2026Updated last month
- ABC: System for Sequential Logic Synthesis and Formal Verification☆37Updated this week
- ☆14Jun 21, 2026Updated 3 months ago
- ☆22Sep 23, 2026Updated 3 weeks ago
- A modular hardware abstraction library☆53Sep 28, 2026Updated 2 weeks ago
- Equivalence checking with Yosys☆65Updated this week
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆40May 9, 2022Updated 4 years ago
- ☆103Jun 26, 2019Updated 7 years ago
- A padring generator for ASICs☆27May 17, 2023Updated 3 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆556Sep 19, 2026Updated 3 weeks ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- IDEA project source files☆115Apr 15, 2026Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 5 years ago
- SMT-based-STDCELL-Layout-Generator☆20Sep 30, 2021Updated 5 years ago
- This repository contain source code for ngspice and ghdl integration☆37Jun 3, 2026Updated 4 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- ☆113Feb 2, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆33Jul 28, 2020Updated 6 years ago
- DATC Robust Design Flow.☆37Jan 21, 2020Updated 6 years ago
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 9 years ago
- Yosys Open SYnthesis Suite☆4,817Updated this week
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- A wishbone controlled scope for FPGA's☆95Jan 12, 2024Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago