YosysHQ / yosys-bigsimLinks
A collection of big designs to run post-synthesis simulations with yosys
☆50Updated 9 years ago
Alternatives and similar repositories for yosys-bigsim
Users that are interested in yosys-bigsim are comparing it to the libraries listed below
Sorting:
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Mutation Cover with Yosys (MCY)☆85Updated 2 weeks ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- An automatic clock gating utility☆50Updated 4 months ago
- ☆38Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- ☆56Updated 3 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆64Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- ☆44Updated 5 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 3 months ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- FPGA tool performance profiling☆102Updated last year
- BAG framework☆41Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- ☆32Updated 7 months ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- ☆49Updated 4 months ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago