YosysHQ / yosys-bigsimLinks
A collection of big designs to run post-synthesis simulations with yosys
☆49Updated 9 years ago
Alternatives and similar repositories for yosys-bigsim
Users that are interested in yosys-bigsim are comparing it to the libraries listed below
Sorting:
- ☆36Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆84Updated 2 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Collection of test cases for Yosys☆18Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 7 months ago
- ☆44Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated 11 months ago
- ☆56Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆54Updated last year
- An automatic clock gating utility☆49Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- A configurable SRAM generator☆51Updated last week
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated 10 months ago
- FPGA tool performance profiling☆102Updated last year
- ☆31Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆106Updated last month
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Logic synthesis and ABC based optimization☆49Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago