YosysHQ / yosys-bigsimLinks
A collection of big designs to run post-synthesis simulations with yosys
☆49Updated 9 years ago
Alternatives and similar repositories for yosys-bigsim
Users that are interested in yosys-bigsim are comparing it to the libraries listed below
Sorting:
- ☆36Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆83Updated 3 weeks ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- An automatic clock gating utility☆48Updated last month
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- ☆44Updated 5 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- Open source process design kit for 28nm open process☆56Updated last year
- Logic synthesis and ABC based optimization☆49Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- ☆31Updated last year
- ☆66Updated 2 years ago
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- ☆15Updated 4 years ago
- A configurable SRAM generator☆50Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago