YosysHQ / yosys-bigsimView external linksLinks
A collection of big designs to run post-synthesis simulations with yosys
☆51Oct 27, 2015Updated 10 years ago
Alternatives and similar repositories for yosys-bigsim
Users that are interested in yosys-bigsim are comparing it to the libraries listed below
Sorting:
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- ☆12Feb 6, 2026Updated last week
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 weeks ago
- Verilog hardware abstraction library☆45Feb 4, 2026Updated last week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 4 years ago
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆20Mar 1, 2021Updated 4 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- ☆20Nov 22, 2021Updated 4 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Dec 23, 2024Updated last year
- Open source process design kit for 28nm open process☆72Apr 23, 2024Updated last year
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Jan 7, 2016Updated 10 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Apr 12, 2017Updated 8 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38May 9, 2022Updated 3 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆167Dec 29, 2025Updated last month
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago