YosysHQ / yosys-bigsimLinks
A collection of big designs to run post-synthesis simulations with yosys
☆49Updated 9 years ago
Alternatives and similar repositories for yosys-bigsim
Users that are interested in yosys-bigsim are comparing it to the libraries listed below
Sorting:
- Collection of test cases for Yosys☆18Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- ☆36Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Mutation Cover with Yosys (MCY)☆83Updated 3 weeks ago
- An automatic clock gating utility☆48Updated last month
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆33Updated 2 weeks ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- A configurable SRAM generator☆50Updated last week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- ☆31Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago