A collection of big designs to run post-synthesis simulations with yosys
☆51Oct 27, 2015Updated 10 years ago
Alternatives and similar repositories for yosys-bigsim
Users that are interested in yosys-bigsim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GUI for SymbiYosys☆17Oct 13, 2025Updated 8 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LibreSilicon's Standard Cell Library Generator☆22Jun 7, 2026Updated last month
- ☆13Jun 21, 2026Updated 2 weeks ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 5 months ago
- Verilog hardware abstraction library☆54Jun 29, 2026Updated last week
- Project Trellis database☆13Sep 15, 2025Updated 9 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆33Jul 2, 2026Updated last week
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tools and Examples for IcoBoard☆80Jul 13, 2021Updated 4 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆525Jun 23, 2026Updated 2 weeks ago
- SMT-based-STDCELL-Layout-Generator☆19Sep 30, 2021Updated 4 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆40May 9, 2022Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- Equivalence checking with Yosys☆60Jun 4, 2026Updated last month
- DATC Robust Design Flow.☆36Jan 21, 2020Updated 6 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- IDEA project source files☆114Apr 15, 2026Updated 2 months ago
- Open source process design kit for 28nm open process☆84Apr 23, 2024Updated 2 years ago
- a simple C-to-Verilog compiler☆51Apr 16, 2017Updated 9 years ago
- Yosys Open SYnthesis Suite☆4,566Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 5 months ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆22Dec 23, 2024Updated last year
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆35May 17, 2020Updated 6 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆227May 22, 2026Updated last month