westonb / open-pmic
A current mode buck converter on the SKY130 PDK
☆26Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for open-pmic
- ☆29Updated 3 years ago
- ☆22Updated this week
- components and examples for creating radio ICs using the open skywater 130nm PDK☆17Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated 9 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- ☆39Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- A padring generator for ASICs☆22Updated last year
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆26Updated 3 weeks ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 3 months ago
- ☆36Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆14Updated 3 months ago
- SAR ADC on tiny tapeout☆31Updated this week
- Solving Sudokus using open source formal verification tools☆15Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆55Updated last month
- An open source PDK using TIGFET 10nm devices.☆43Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Python script to transform a VCD file to wavedrom format☆73Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆38Updated 4 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- LunaPnR is a place and router for integrated circuits☆43Updated 3 months ago