FPGA250 aboard the eFabless Caravel
☆33Dec 22, 2020Updated 5 years ago
Alternatives and similar repositories for caravel_fpga250
Users that are interested in caravel_fpga250 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Dec 22, 2020Updated 5 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆22Jun 7, 2026Updated last month
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- ☆31Aug 19, 2019Updated 6 years ago
- ☆13Sep 22, 2022Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- ☆61Jul 4, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Efabless mpw7 submission☆16May 6, 2024Updated 2 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- SGMII☆14Jul 17, 2014Updated 12 years ago
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- ☆74Aug 19, 2024Updated last year
- ☆30Oct 2, 2023Updated 2 years ago
- Interactive code generators for Gowin FPGAs☆23Mar 16, 2023Updated 3 years ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 8 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆19Jun 16, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A padring generator for ASICs☆26May 17, 2023Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 4 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- The Critical Path - a rambly FPGA blog☆52Sep 4, 2020Updated 5 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆24Mar 1, 2024Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year
- ☆10Sep 3, 2016Updated 9 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆154Mar 17, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆65Nov 14, 2025Updated 8 months ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 3 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆98May 8, 2026Updated 2 months ago
- Copyleftist's Standard Cell Library☆104May 2, 2024Updated 2 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago