ucb-cs250 / caravel_fpga250Links
FPGA250 aboard the eFabless Caravel
☆31Updated 4 years ago
Alternatives and similar repositories for caravel_fpga250
Users that are interested in caravel_fpga250 are comparing it to the libraries listed below
Sorting:
- ☆38Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆32Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 11 months ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated last week
- An automatic clock gating utility☆50Updated 6 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- RISC-V Nox core☆68Updated 3 months ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- ☆60Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- ☆57Updated 6 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 10 years ago
- ☆33Updated 9 months ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago