ucb-cs250 / caravel_fpga250Links
FPGA250 aboard the eFabless Caravel
☆29Updated 4 years ago
Alternatives and similar repositories for caravel_fpga250
Users that are interested in caravel_fpga250 are comparing it to the libraries listed below
Sorting:
- ☆36Updated 2 years ago
- An automatic clock gating utility☆48Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- ☆59Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- ☆32Updated 4 months ago
- ☆33Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 6 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- ☆41Updated 3 years ago
- ☆44Updated 2 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- Platform Level Interrupt Controller☆40Updated last year
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- A compact, configurable RISC-V core☆11Updated 2 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- ☆35Updated 6 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago