ucb-cs250 / caravel_fpga250Links
FPGA250 aboard the eFabless Caravel
☆30Updated 4 years ago
Alternatives and similar repositories for caravel_fpga250
Users that are interested in caravel_fpga250 are comparing it to the libraries listed below
Sorting:
- ☆37Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 6 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 7 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated last week
- LunaPnR is a place and router for integrated circuits☆47Updated 7 months ago
- Drawio => VHDL and Verilog☆56Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- An automatic clock gating utility☆50Updated 3 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆44Updated last month
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- Demo SoC for SiliconCompiler.☆59Updated last month
- ☆33Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated last month
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Dual-issue RV64IM processor for fun & learning☆62Updated 2 years ago
- A simple DDR3 memory controller☆57Updated 2 years ago
- ☆32Updated 6 months ago
- ☆39Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 weeks ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆47Updated last month
- Virtual development board for HDL design☆42Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago