vsdip / vsdsram
An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop) to store each bit. The size of SRAM specs is 32kbit/4k bytes with 1.8v. A 6T SRAM pairs up with two access transistors for read, write state and cross coupled inverter to hold/regenerate the state.
☆11Updated 4 years ago
Alternatives and similar repositories for vsdsram:
Users that are interested in vsdsram are comparing it to the libraries listed below
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆16Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- SRAM☆21Updated 4 years ago
- MathLib DAC 2023 version☆12Updated last year
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆15Updated 9 months ago
- ☆12Updated 2 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated 2 years ago
- ☆16Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 4 years ago
- ☆17Updated 4 months ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆15Updated 5 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆19Updated 4 years ago
- Digital Standard Cells based SAR ADC☆13Updated 3 years ago
- SRAM☆8Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆13Updated 5 years ago
- Open Source PHY v2☆25Updated 10 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆28Updated 3 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆22Updated 3 weeks ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 2 months ago