An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop) to store each bit. The size of SRAM specs is 32kbit/4k bytes with 1.8v. A 6T SRAM pairs up with two access transistors for read, write state and cross coupled inverter to hold/regenerate the state.
☆14Jul 22, 2020Updated 5 years ago
Alternatives and similar repositories for vsdsram
Users that are interested in vsdsram are comparing it to the libraries listed below
Sorting:
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- ☆41Feb 28, 2022Updated 4 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Mar 31, 2021Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆18Jul 21, 2020Updated 5 years ago
- ☆17Sep 19, 2022Updated 3 years ago
- ☆18Dec 15, 2022Updated 3 years ago
- ☆20Nov 22, 2021Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Jan 20, 2021Updated 5 years ago
- SRAM☆22Sep 6, 2020Updated 5 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- SRAM Design using OpenSource Applications☆24Jul 16, 2021Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Nov 26, 2020Updated 5 years ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- ☆13Apr 22, 2021Updated 4 years ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆18Dec 11, 2025Updated 2 months ago
- ☆13May 11, 2022Updated 3 years ago
- Zero to ASIC group submission for MPW2☆13Mar 26, 2025Updated 11 months ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- ☆38Jul 11, 2022Updated 3 years ago
- Copyleftist's Standard Cell Library☆101May 2, 2024Updated last year
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- skywater 130nm pdk☆43Feb 21, 2026Updated last week
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 4 years ago
- ☆19Oct 28, 2024Updated last year
- Git repository to manage the fixes I need to make to the alliance-5.0-20090901 source for Mac OS X compiles.☆17Jul 23, 2010Updated 15 years ago
- ☆17Nov 4, 2024Updated last year
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago