vsdip / vsdsramLinks
An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop) to store each bit. The size of SRAM specs is 32kbit/4k bytes with 1.8v. A 6T SRAM pairs up with two access transistors for read, write state and cross coupled inverter to hold/regenerate the state.
☆13Updated 5 years ago
Alternatives and similar repositories for vsdsram
Users that are interested in vsdsram are comparing it to the libraries listed below
Sorting:
- LibreSilicon's Standard Cell Library Generator☆22Updated 2 months ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 5 years ago
- ☆17Updated last year
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆21Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 9 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆33Updated 4 years ago
- ☆20Updated 4 years ago
- MathLib DAC 2023 version☆13Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- ☆19Updated last year
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆22Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆31Updated this week
- CMake based hardware build system☆35Updated 2 weeks ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- Extended and external tests for Verilator testing☆17Updated last week
- SRAM Design using OpenSource Applications☆24Updated 4 years ago
- ☆38Updated 3 years ago
- SRAM☆22Updated 5 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 11 months ago
- ☆14Updated 9 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
- Open source process design kit for 28nm open process☆69Updated last year
- Open Source PHY v2☆31Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- ☆44Updated 5 years ago
- ☆43Updated 3 years ago