dicecco1 / fpga_cpfpLinks
HLS Custom-Precision Floating-Point Library
☆13Updated 7 years ago
Alternatives and similar repositories for fpga_cpfp
Users that are interested in fpga_cpfp are comparing it to the libraries listed below
Sorting:
- ☆84Updated 5 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆140Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Algorithmic C Math Library☆65Updated 2 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆119Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 6 years ago
- ☆108Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- HLS branch of Halide☆77Updated 7 years ago
- Caffe to VHDL☆67Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆217Updated 6 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- ☆28Updated 7 years ago
- ☆44Updated 5 years ago
- ☆39Updated 8 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 6 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 6 months ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago