dicecco1 / fpga_cpfp

Related projects: ⓘ

• hlslibs / ac_math
  Algorithmic C Math Library
  ☆58Updated 2 weeks ago
• DreamIP / haddoc2
  Caffe to VHDL
  ☆66Updated 4 years ago
• brianhill11 / FPGA-CNN
  This repo is for ECE44x (Fall2015-Spring2016)
  ☆19Updated 6 years ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆62Updated 4 years ago
• kkiningh / cs231n-project
  CNN accelerator
  ☆26Updated 7 years ago
• tukl-msd / LSTM-PYNQ
  ☆28Updated 6 years ago
• Xilinx / SDSoC_Examples
  ☆82Updated 4 years ago
• lite-david / comet
  RISC-V ISA based 32-bit processor written in HLS
  ☆15Updated 4 years ago
• jingpu / Halide-HLS
  HLS branch of Halide
  ☆76Updated 6 years ago
• KastnerRG / Spector-HLS
  Contains FPGA benchmarks for Vivado HLS and Catapult HLS
  ☆24Updated 4 years ago
• ucb-bar / hwacha-template
  Template for projects using the Hwacha data-parallel accelerator
  ☆34Updated 3 years ago
• valar1234 / SDAI
  An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool
  ☆15Updated 7 years ago
• mohaghasemzadeh / ReBNet
  Residual Binarized Neural Network
  ☆44Updated 6 years ago
• cornell-zhang / facedetect-fpga
  ☆43Updated 4 years ago
• sarlinpe / Hardware-Neural-Network
  Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning
  ☆16Updated 7 years ago
• Xilinx / finn-base
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆29Updated 2 years ago
• FelixWinterstein / Vivado-KMeans
  Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs
  ☆47Updated 7 years ago
• Xilinx / RFNoC-HLS-NeuralNet
  ☆102Updated 5 years ago
• fpgasystems / ZipML-PYNQ
  Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.
  ☆53Updated 6 years ago
• cornell-brg / pymtl-tut-hls
  Tutorial for integrating PyMTL and Vivado HLS
  ☆17Updated 8 years ago
• isi-rcg / spicy
  Hot & Spicy tool suite
  ☆23Updated 2 years ago
• Xilinx / HLS_arbitrary_Precision_Types
  ☆45Updated 9 months ago
• MicrochipTech / fpga-hls-examples
  Open-Source HLS Examples for Microchip FPGAs
  ☆33Updated last week
• sifive / block-nvdla-sifive
  ☆42Updated 2 years ago
• PeterOgden / overlay_tutorial
  Premade bitstreams and block designs to complemented the PYNQ overlay tutorial
  ☆38Updated 2 years ago
• mlzxy / VCNN
  ☆10Updated 8 years ago
• MakarenaLabs / Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
  Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
  ☆25Updated 4 years ago
• AEW2015 / PYNQ_PR_Overlay
  Adding PR to the PYNQ Overlay
  ☆17Updated 7 years ago
• amohant4 / HLS_for_CNN
  This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.
  ☆13Updated 6 years ago
• yunqu / dac_2018
  Design contest for DAC 2018
  ☆17Updated 6 years ago