dicecco1 / fpga_cpfpLinks
HLS Custom-Precision Floating-Point Library
☆13Updated 7 years ago
Alternatives and similar repositories for fpga_cpfp
Users that are interested in fpga_cpfp are comparing it to the libraries listed below
Sorting:
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- ☆14Updated 5 years ago
- Caffe to VHDL☆67Updated 4 years ago
- ☆29Updated 7 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- ☆46Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- ☆84Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- HLS branch of Halide☆76Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆30Updated 2 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- Algorithmic C Math Library☆62Updated 2 weeks ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- ☆58Updated 5 years ago
- ☆45Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Algorithmic C Machine Learning Library☆23Updated 5 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 7 years ago
- MAERI public release☆31Updated 3 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- ☆40Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year