manoharvhr / PYNQ-TorchLinks
PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform
☆71Updated 4 years ago
Alternatives and similar repositories for PYNQ-Torch
Users that are interested in PYNQ-Torch are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- 中文:☆101Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- ☆46Updated 7 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Vitis HLS Library for FINN☆198Updated this week
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- ☆91Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 10 months ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- ☆111Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 5 years ago
- ☆89Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago