CMU-SAFARI / GenStoreLinks
GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and computational overheads of genome sequence analysis by exploiting low-cost and accurate in-storage filters. Described in the ASPLOS 2022 paper by Mansouri Ghiasi et al. at https://people.inf.ethz.ch/omutlu/pub/Ge…
☆14Updated 3 years ago
Alternatives and similar repositories for GenStore
Users that are interested in GenStore are comparing it to the libraries listed below
Sorting:
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 3 weeks ago
- ☆66Updated 4 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 11 months ago
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Updated 5 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆75Updated 3 weeks ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 4 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆51Updated 2 weeks ago
- ☆20Updated 4 years ago
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆19Updated 5 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 9 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆29Updated 2 weeks ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆59Updated last year
- Asynchronous semantics for architectural simulation and synthesis.☆55Updated this week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆35Updated 4 years ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- ☆22Updated last week
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆85Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆32Updated 10 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- A Cycle-level simulator for M2NDP☆32Updated 2 months ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago
- ☆14Updated 2 years ago
- Exploring CXL on QEMU Emulation☆23Updated 8 months ago