afasolino / tt06_positLinks
☆11Updated last year
Alternatives and similar repositories for tt06_posit
Users that are interested in tt06_posit are comparing it to the libraries listed below
Sorting:
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 5 months ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆21Updated 2 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆50Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated 3 weeks ago
- Filter builder tool☆18Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆56Updated 2 weeks ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- Open source ISS and logic RISC-V 32 bit project☆58Updated 3 months ago
- Dual-Core Out-of-Order MIPS CPU Design☆17Updated 4 months ago
- SAR ADC on tiny tapeout☆42Updated 7 months ago
- FPGA examples on Google Colab☆27Updated last month
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated 3 weeks ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- ☆36Updated 10 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Virtual Development Board☆61Updated 3 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆24Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆65Updated last week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated last month
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆29Updated 8 months ago
- Example of how to get started with olofk/fusesoc.☆17Updated 4 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Updated last month
- Drawio => VHDL and Verilog☆57Updated last year
- ☆33Updated 2 years ago