afasolino / tt06_positLinks
☆11Updated last year
Alternatives and similar repositories for tt06_posit
Users that are interested in tt06_posit are comparing it to the libraries listed below
Sorting:
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 7 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆64Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 weeks ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Updated last month
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- HARV - HArdened Risc-V☆15Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 9 months ago
- LunaPnR is a place and router for integrated circuits☆47Updated 4 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 3 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆54Updated 2 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆44Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆27Updated last year
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Filter builder tool☆18Updated 3 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆20Updated this week
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆39Updated last week
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- RISC-V Nox core☆69Updated 4 months ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆19Updated 6 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated last year
- FPGA examples on Google Colab☆27Updated 3 months ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 5 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago