afasolino / tt06_positLinks
☆11Updated last year
Alternatives and similar repositories for tt06_posit
Users that are interested in tt06_posit are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆20Updated 3 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 6 months ago
- Filter builder tool☆18Updated 3 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- SAR ADC on tiny tapeout☆42Updated 8 months ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆52Updated last year
- Dual-Core Out-of-Order MIPS CPU Design☆18Updated 5 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Fabric generator and CAD tools graphical frontend☆16Updated 2 months ago
- RISC-V Nox core☆68Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 2 years ago
- TinyTapeout submission with the SN76489 Digital Complex Sound Generator (DCSG) programmable sound generator (PSG) chip from Texas Instrum…☆57Updated 11 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆32Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆25Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆77Updated this week
- Experimental flows using nextpnr for Xilinx devices☆50Updated 4 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated 3 weeks ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆90Updated 3 months ago
- BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard☆56Updated 2 years ago