Alternatives and similar repositories for FBLAS:

Users that are interested in FBLAS are comparing it to the libraries listed below

• spcl / SMI
  Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware
  ☆16Updated 3 years ago
• intel / BaseKit-code-samples
  ☆55Updated 2 years ago
• CMU-SAFARI / SPARTA
  A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…
  ☆18Updated last year
• spcl / stencilflow
  ☆16Updated 3 years ago
• sstsimulator / sst-core
  SST Structural Simulation Toolkit Parallel Discrete Event Core and Services
  ☆140Updated last week
• KastnerRG / spector
  Spector: An OpenCL FPGA Benchmark Suite
  ☆45Updated 6 years ago
• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆115Updated 4 months ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆56Updated 7 months ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆63Updated 5 years ago
• pc2 / HPCC_FPGA
  A OpenCL-based FPGA benchmark suite for HPC
  ☆32Updated last month
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆87Updated 5 months ago
• escalab / GPTPU
  GPTPU for SC 2021
  ☆51Updated last year
• jingpu / Halide-HLS
  HLS branch of Halide
  ☆77Updated 6 years ago
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated 10 months ago
• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆38Updated 2 years ago
• StanfordAHA / Halide-to-Hardware
  ☆81Updated last month
• chai-benchmarks / chai
  Chai
  ☆43Updated last year
• CMU-SAFARI / SparseP
  SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…
  ☆70Updated 2 years ago
• sstsimulator / sst-elements
  SST Architectural Simulation Components and Libraries
  ☆94Updated this week
• sstsimulator / sst-macro
  SST Macro Element Library
  ☆37Updated 3 weeks ago
• Blaok / tapa
  TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…
  ☆19Updated 6 months ago
• pnnl / COMET
  ☆40Updated this week
• hpcgarage / spatter
  Benchmark for measuring the performance of sparse and irregular memory access.
  ☆77Updated last month
• NUCAR-DEV / Hetero-Mark
  A Benchmark Suite for Heterogeneous System Computation
  ☆53Updated last month
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 6 months ago
• fpga-opencl-benchmarks / rodinia_fpga
  Rodinia Benchmark Suite for OpenCL-based FPGAs
  ☆31Updated last year
• cyanguwa / nersc-roofline
  ☆43Updated 4 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆23Updated 3 months ago
• zjru / COMBA
  A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications
  ☆34Updated 4 years ago
• Xilinx / xup_aie_training
  Hands-on experience programming AI Engines using Vitis Unified Software Platform
  ☆39Updated 7 months ago