BLAS implementation for Intel FPGA
☆79Nov 18, 2020Updated 5 years ago
Alternatives and similar repositories for FBLAS
Users that are interested in FBLAS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- Absinthe is an optimization framework to fuse and tile stencil codes in one shot☆14Jul 17, 2019Updated 7 years ago
- Distributed Communication-Optimal LU-factorization Algorithm☆12Aug 1, 2021Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆343Jan 20, 2025Updated last year
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Apr 11, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- ☆55Jan 26, 2023Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆110Jun 30, 2025Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆388Jan 20, 2025Updated last year
- Memory Benchmark for OpenCL-supported Intel FPGAs☆12Dec 25, 2023Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- SYCL-based 2D Stencil Simulation Framework☆18May 3, 2026Updated 3 months ago
- ☆18Feb 13, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆16Nov 15, 2022Updated 3 years ago
- ☆17Sep 15, 2021Updated 4 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- Structured PIC proxy app based on Cabana☆15Jun 30, 2025Updated last year
- Rich editor for SDFGs with included profiling and debugging, static analysis, and interactive optimization.☆22Dec 9, 2025Updated 8 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated 3 months ago
- Quasistatic plasma wakefield simulation code for GPUs in well under 1000 lines of code.☆13May 7, 2019Updated 7 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Dec 3, 2020Updated 5 years ago
- Easy integrated Python scripting embedded in C++☆24Jun 25, 2020Updated 6 years ago
- ☆11Aug 8, 2021Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- ☆24Jan 25, 2023Updated 3 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- DaCe - Data Centric Parallel Programming☆591Updated this week
- Generate and tune custom architectures for sparse linear algebra☆15Jan 20, 2018Updated 8 years ago
- Compiler toolchain to enable generation of high-level DSLs for geophysical fluid dynamics models☆29Mar 22, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NPBench - A Benchmarking Suite for High-Performance NumPy☆92Aug 6, 2026Updated 3 weeks ago
- Record MPI operations on tape☆25Dec 13, 2023Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆338Apr 20, 2024Updated 2 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆18Aug 14, 2026Updated 2 weeks ago
- OpenMP GPU Accelerated Applications☆13Nov 20, 2025Updated 9 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆65Nov 7, 2019Updated 6 years ago
- Dynamic execution environments for coupled, thread-heterogeneous MPI+X applications☆23Aug 10, 2026Updated 2 weeks ago