spcl / FBLASLinks
BLAS implementation for Intel FPGA
☆78Updated 5 years ago
Alternatives and similar repositories for FBLAS
Users that are interested in FBLAS are comparing it to the libraries listed below
Sorting:
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Updated 3 years ago
- Benchmark for measuring the performance of sparse and irregular memory access.☆82Updated 5 months ago
- SST Macro Element Library☆36Updated 3 months ago
- GPTPU for SC 2021☆52Updated 2 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆192Updated last week
- ☆17Updated 4 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆125Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- ☆82Updated 11 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆101Updated 7 months ago
- development repository for the open earth compiler☆82Updated 4 years ago
- A Benchmark Suite for Heterogeneous System Computation☆55Updated 11 months ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆55Updated 3 years ago
- AI Accelerators-SC23-tutorial Repository☆11Updated 2 years ago
- ☆41Updated 3 months ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆141Updated last year
- A domain-specific language and compiler for image processing☆77Updated 4 years ago
- HLS branch of Halide☆79Updated 7 years ago
- Chai☆47Updated 2 months ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- SST Architectural Simulation Components and Libraries☆113Updated this week
- ☆49Updated 5 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- ☆65Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Xilinx Modifications to Halide☆14Updated 4 years ago