spcl / FBLASLinks
BLAS implementation for Intel FPGA
☆77Updated 4 years ago
Alternatives and similar repositories for FBLAS
Users that are interested in FBLAS are comparing it to the libraries listed below
Sorting:
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- Benchmark for measuring the performance of sparse and irregular memory access.☆78Updated this week
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- ☆40Updated this week
- development repository for the open earth compiler☆80Updated 4 years ago
- SST Macro Element Library☆37Updated last month
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆169Updated last week
- ☆82Updated 6 months ago
- GPTPU for SC 2021☆52Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated last month
- ☆60Updated 10 months ago
- HLS branch of Halide☆78Updated 7 years ago
- A domain-specific language and compiler for image processing☆76Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- ☆16Updated 3 years ago
- ☆31Updated 2 months ago
- Chai☆45Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 8 months ago
- A Benchmark Suite for Heterogeneous System Computation☆54Updated 6 months ago
- ☆104Updated this week
- A OpenCL-based FPGA benchmark suite for HPC☆34Updated 6 months ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆120Updated 9 months ago
- ☆55Updated 2 years ago
- ☆30Updated 6 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- SST Architectural Simulation Components and Libraries☆97Updated last week
- Stencil with Optimized Dataflow Architecture☆17Updated last year