spcl / FBLAS
BLAS implementation for Intel FPGA
☆77Updated 4 years ago
Alternatives and similar repositories for FBLAS:
Users that are interested in FBLAS are comparing it to the libraries listed below
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- ☆55Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- ☆16Updated 3 years ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆140Updated last week
- Spector: An OpenCL FPGA Benchmark Suite☆45Updated 6 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆115Updated 4 months ago
- A polyhedral compiler for hardware accelerators☆56Updated 7 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆32Updated last month
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆87Updated 5 months ago
- GPTPU for SC 2021☆51Updated last year
- HLS branch of Halide☆77Updated 6 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- ☆81Updated last month
- Chai☆43Updated last year
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆70Updated 2 years ago
- SST Architectural Simulation Components and Libraries☆94Updated this week
- SST Macro Element Library☆37Updated 3 weeks ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 6 months ago
- ☆40Updated this week
- Benchmark for measuring the performance of sparse and irregular memory access.☆77Updated last month
- A Benchmark Suite for Heterogeneous System Computation☆53Updated last month
- HeteroCL-MLIR dialect for accelerator design☆41Updated 6 months ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated last year
- ☆43Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 3 months ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆34Updated 4 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆39Updated 7 months ago