Classify modulation of signals
☆16Jan 16, 2020Updated 6 years ago
Alternatives and similar repositories for radio_modulation
Users that are interested in radio_modulation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- ☆25Oct 31, 2022Updated 3 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- ☆16Jan 21, 2024Updated 2 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 6 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- Pruning methods for pytorch with an optimizer-like interface☆15Apr 14, 2020Updated 5 years ago
- ☆13Jul 2, 2016Updated 9 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆17Dec 29, 2024Updated last year
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset i…☆25Nov 11, 2025Updated 4 months ago
- AES☆15Oct 4, 2022Updated 3 years ago
- Code to accompany the paper Sparse Linear Networks with a Fixed Butterfly Structure: Theory and Practice☆10Aug 10, 2021Updated 4 years ago
- ☆13May 5, 2023Updated 2 years ago
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 6 years ago
- This repository contains the code for our recent paper `Minimal Random Code Learning: Getting Bits Back from Compressed Model Parameters'☆22Oct 12, 2018Updated 7 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- ☆10May 2, 2013Updated 12 years ago
- ☆35Sep 12, 2019Updated 6 years ago
- ☆19Oct 7, 2025Updated 5 months ago
- ☆16Sep 29, 2021Updated 4 years ago
- Models and examples built with hls4ml☆12Apr 8, 2020Updated 5 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- PyTorch implementation of Towards Efficient Training for Neural Network Quantization☆16Jan 16, 2020Updated 6 years ago
- ☆20Dec 3, 2025Updated 3 months ago
- Python tools for accessing data from the FCC website☆19Oct 22, 2020Updated 5 years ago
- [AAAI 2025] Official data and code for "TB-HSU: Hierarchical 3D Scene Understanding with Contextual Affordances"☆15Sep 11, 2025Updated 6 months ago
- ☆11Aug 1, 2019Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- ☆11Aug 2, 2024Updated last year
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 2 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- Reverse-Engineering of the NABU PC's Network Adapter, one of the first cable data modems.☆12Mar 28, 2024Updated last year
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Oct 23, 2020Updated 5 years ago
- ☆19Updated this week