enzorucci / SWIFOLD
Smith-Waterman Acceleration on Intel’s FPGA with OpenCL for Long DNA Sequences
☆18Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for SWIFOLD
- Co-processor for whole genome alignment☆12Updated 4 years ago
- SneakySnake is the first and the only pre-alignment filtering algorithm that works efficiently and fast on modern CPU, FPGA, and GPU arch…☆48Updated last year
- GateKeeper: Fast Alignment Filter for DNA Short Read Mapping☆18Updated 5 years ago
- A benchmark suite to study the performance characteristics of genomics applications☆29Updated last month
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Updated 6 years ago
- Hardware Acceleration of Long Read Pairwise Overlapping in Genome Sequencing: Open Source Repository☆33Updated last week
- Shouji is fast and accurate pre-alignment filter for banded sequence alignment calculation. Described in the Bioinformatics journal paper…☆16Updated 5 years ago
- Source code for the software implementations of the GenASM algorithms proposed in our MICRO 2020 paper: Senol Cali et. al., "GenASM: A Hi…☆30Updated last year
- ☆27Updated 5 years ago
- High-level synthesis Integer library☆9Updated 2 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆17Updated 6 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 6 years ago
- Optimization of a Haplotype PairHMM class for GPU processing☆24Updated 7 years ago
- LOGAN: High-Performance Multi-GPU X-Drop Long-Read Alignment.☆27Updated 2 years ago
- High-performance automata-processing engines are traditionally evaluated using a limited set of regular expression rulesets. While regula…☆32Updated last year
- generating hardware accelerators for pangenomic graph queries☆27Updated 3 weeks ago
- ☆10Updated 3 years ago
- Starlight: A Kernel Optimizer for GPU Processing☆14Updated 10 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- Falcon Merlin Compiler☆38Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 2 years ago
- Source code for the software implementation of SeGraM proposed in our ISCA 2022 paper: Senol Cali et. al., "SeGraM: A Universal Hardware …☆12Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆18Updated 7 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆32Updated 2 weeks ago
- HLS branch of Halide☆77Updated 6 years ago
- Darwin: A co-processor for long read alignment☆16Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆15Updated 8 months ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 5 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆15Updated 6 years ago