enzorucci / SWIFOLDLinks
Smith-Waterman Acceleration on Intel’s FPGA with OpenCL for Long DNA Sequences
☆18Updated 6 years ago
Alternatives and similar repositories for SWIFOLD
Users that are interested in SWIFOLD are comparing it to the libraries listed below
Sorting:
- Co-processor for whole genome alignment☆13Updated 5 years ago
- GateKeeper: Fast Alignment Filter for DNA Short Read Mapping☆19Updated 6 years ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Updated 7 years ago
- Falcon Merlin Compiler☆41Updated 5 years ago
- A benchmark suite to study the performance characteristics of genomics applications☆32Updated 11 months ago
- ☆14Updated last month
- SneakySnake is the first and the only pre-alignment filtering algorithm that works efficiently and fast on modern CPU, FPGA, and GPU arch…☆52Updated 2 years ago
- Source code for the software implementations of the GenASM algorithms proposed in our MICRO 2020 paper: Senol Cali et. al., "GenASM: A Hi…☆31Updated 2 years ago
- ☆30Updated 6 years ago
- Falcon Accelerated Genomics Pipelines☆15Updated 5 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Updated 2 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 7 years ago
- Shouji is fast and accurate pre-alignment filter for banded sequence alignment calculation. Described in the Bioinformatics journal paper…☆17Updated 6 years ago
- Darwin: A co-processor for long read alignment☆16Updated 6 years ago
- generating hardware accelerators for pangenomic graph queries☆38Updated last month
- Hardware Acceleration of Long Read Pairwise Overlapping in Genome Sequencing: Open Source Repository☆34Updated 10 months ago
- LOGAN: High-Performance Multi-GPU X-Drop Long-Read Alignment.☆29Updated 3 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- ☆46Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- BLAS implementation for Intel FPGA☆77Updated 4 years ago
- Posit Arithmetic Cores generated with FloPoCo☆26Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- Stencil with Optimized Dataflow Architecture☆17Updated last year
- ☆16Updated 4 years ago
- ☆33Updated last year
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆16Updated 7 years ago
- ☆19Updated 7 years ago