wady101 / Embedded-System-Design-Flow-on-ZynqLinks
Updated version of the XUP Workshops
☆18Updated 6 years ago
Alternatives and similar repositories for Embedded-System-Design-Flow-on-Zynq
Users that are interested in Embedded-System-Design-Flow-on-Zynq are comparing it to the libraries listed below
Sorting:
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- PYNQ Composabe Overlays☆72Updated 11 months ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆29Updated 7 years ago
- CNN accelerator☆27Updated 7 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- ☆14Updated 9 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Networking Overlay on PYNQ☆48Updated 6 years ago
- ☆46Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- This project describes how the cv2PYNQ python library was built☆21Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- Pynq projects and guides☆28Updated 6 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆63Updated 8 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago