drichmond / HOPSLinks
Synthesizable Higher-Order Functions (Patterns) for C++
☆17Updated 7 years ago
Alternatives and similar repositories for HOPS
Users that are interested in HOPS are comparing it to the libraries listed below
Sorting:
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆151Updated last month
- ☆59Updated 3 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆49Updated last year
- Open-Source Posit RISC-V Core with Quire Capability☆68Updated 10 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- Algorithmic C Datatypes☆133Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆220Updated this week
- hardware library for hwt (= ipcore repo)☆43Updated last month
- A Python package for testing hardware (part of the magma ecosystem)☆47Updated last year
- Next generation CGRA generator☆118Updated last week
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆170Updated last week
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- PACoGen: Posit Arithmetic Core Generator☆75Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Updated 6 years ago
- Algorithmic C Math Library☆66Updated last month
- Open-source FPGA research and prototyping framework.☆210Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- FPGA tool performance profiling☆104Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- ☆67Updated 2 years ago
- ☆104Updated 3 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Open source EDA chip design flow☆51Updated 8 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆63Updated 6 years ago
- Tools for working with circuits as graphs in python☆126Updated 2 years ago
- BAG framework☆41Updated last year