drichmond / HOPSLinks
Synthesizable Higher-Order Functions (Patterns) for C++
☆17Updated 7 years ago
Alternatives and similar repositories for HOPS
Users that are interested in HOPS are comparing it to the libraries listed below
Sorting:
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated 2 years ago
- FPGA implementation of deflate (de)compress RFC 1950/1951☆63Updated 6 years ago
- A Vivado HLS Command Line Helper Tool☆36Updated 4 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- FPGA tool performance profiling☆105Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- ☆59Updated 3 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 6 years ago
- Open-Source Posit RISC-V Core with Quire Capability☆69Updated last year
- Algorithmic C Datatypes☆133Updated last month
- Open-source FPGA research and prototyping framework.☆211Updated last year
- The PE for the second generation CGRA (garnet).☆18Updated 9 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 10 months ago
- Next generation CGRA generator☆118Updated last week
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- hardware library for hwt (= ipcore repo)☆43Updated last month
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- PACoGen: Posit Arithmetic Core Generator☆76Updated 6 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆173Updated last week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated last month
- Algorithmic C Math Library☆67Updated last month
- FOS - FPGA Operating System☆73Updated 5 years ago