Synthesizable Higher-Order Functions (Patterns) for C++
☆17Oct 3, 2018Updated 7 years ago
Alternatives and similar repositories for HOPS
Users that are interested in HOPS are comparing it to the libraries listed below
Sorting:
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last week
- ☆18Oct 5, 2020Updated 5 years ago
- MathLib is a versatile C++ library that provides a wide range of mathematical algorithms and functions, including but not limited to tran…☆11Jun 6, 2023Updated 2 years ago
- FPGA version of Rodinia in HLS C/C++☆40Dec 24, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- ☆10Jun 29, 2021Updated 4 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- Python library for running large-scale computations on LightOn's OPUs☆37May 5, 2022Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Apr 11, 2023Updated 2 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Sep 22, 2025Updated 5 months ago
- Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.☆39Oct 5, 2020Updated 5 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Feb 22, 2026Updated last week
- ☆14Jan 22, 2026Updated last month
- BUS 41204: Machine Learning -- Winter 2016☆11Mar 3, 2017Updated 8 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆11Jul 13, 2022Updated 3 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- DEPRECATED in favour of https://github.com/BabbleSim/ext_NRF_hw_models☆10Oct 21, 2024Updated last year
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- ☆10Oct 18, 2024Updated last year
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- GPU Memory Reservation Library☆24Updated this week
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- An R package for adjusting Stochastic Block Models from networks data sampled under various missing data conditions☆12Mar 13, 2025Updated 11 months ago
- This repository contains the source code used to produce the results presented in the paper "Simulating realistic non-Gaussian state prep…☆15Dec 17, 2019Updated 6 years ago
- ☆40Dec 10, 2019Updated 6 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago