SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs
☆19May 23, 2024Updated last year
Alternatives and similar repositories for SDA_code
Users that are interested in SDA_code are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆131Jun 27, 2023Updated 2 years ago
- ☆13Apr 15, 2025Updated last year
- 从零快速使用Ubuntu，搭建深度学习环境，持续更新中☆11Apr 18, 2023Updated 3 years ago
- ☆14Aug 1, 2024Updated last year
- ☆15May 23, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆21Aug 24, 2025Updated 8 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- ☆16Jul 1, 2024Updated last year
- ☆17Nov 20, 2022Updated 3 years ago
- RISC-V-based many-core neuromorphic architecture☆16Updated this week
- Simulator for BitFusion☆102Aug 6, 2020Updated 5 years ago
- ☆49Apr 22, 2021Updated 5 years ago
- Torch2Chip (MLSys, 2024)☆56Apr 2, 2025Updated last year
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LLM-Aided FPGA Design and Debug Flow☆34Aug 1, 2025Updated 9 months ago
- HLS implemented systolic array structure☆41Nov 13, 2017Updated 8 years ago
- LLM-Aided FPGA Design for Signal Processing Applications☆34Jun 4, 2025Updated 11 months ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 4 years ago
- Song collection for Ultrastar Deluxe☆24Apr 16, 2021Updated 5 years ago
- Instance segmentation of center pivot irrigation system in Brazil using Landsat images and Convolutional Neural Network☆11May 27, 2024Updated last year
- Allo Accelerator Design and Programming Framework (PLDI'24)☆377May 13, 2026Updated last week
- High-level synthesis (HLS) implementation of Sparse Matrix Vector Multiplication☆19Feb 17, 2022Updated 4 years ago
- The official implementation of the NeurIPS 2022 paper Q-ViT.☆105May 22, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Jul 20, 2022Updated 3 years ago
- Implementation of convolution layer in different flavors☆68Oct 8, 2017Updated 8 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆191Apr 27, 2026Updated 3 weeks ago
- This repository contains papers for a comprehensive survey on accelerated generation techniques in Large Language Models (LLMs).☆11May 24, 2024Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- ☆26Nov 4, 2022Updated 3 years ago
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆16Mar 19, 2023Updated 3 years ago
- ☆22Sep 29, 2025Updated 7 months ago
- ☆10Jun 28, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆13Jul 2, 2016Updated 9 years ago
- Alveo Versal Example Design☆67Updated this week
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆28Oct 4, 2021Updated 4 years ago
- ☆33Oct 2, 2023Updated 2 years ago
- A Dataflow library for graph analytics acceleration☆14Dec 15, 2015Updated 10 years ago
- vector accelerating unit☆35Dec 1, 2020Updated 5 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago