Michaela1224 / SDA_codeLinks
SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs
☆17Updated last year
Alternatives and similar repositories for SDA_code
Users that are interested in SDA_code are comparing it to the libraries listed below
Sorting:
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆28Updated last year
- ☆44Updated 6 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆46Updated last year
- ☆48Updated 3 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆108Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆85Updated 3 years ago
- ☆27Updated 2 months ago
- ☆44Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- ☆29Updated this week
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆68Updated 5 months ago
- ☆35Updated 4 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆20Updated 10 months ago
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 11 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 11 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆13Updated 4 months ago
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- ☆17Updated last month
- Model LLM inference on single-core dataflow accelerators☆10Updated 4 months ago
- ☆16Updated 2 years ago
- ☆61Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 9 months ago