fastmachinelearning / modelsLinks
Models and examples built with hls4ml
☆12Updated 5 years ago
Alternatives and similar repositories for models
Users that are interested in models are comparing it to the libraries listed below
Sorting:
- ☆33Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- ☆58Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆20Updated last year
- ☆71Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- ☆35Updated 2 months ago
- ☆71Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- ☆94Updated 11 months ago
- ☆16Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆32Updated 2 months ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- ☆29Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 5 years ago
- ☆23Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- ☆40Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago