V0XNIHILI / parametrizable-floating-point-verilogLinks
Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent
☆28Updated 2 months ago
Alternatives and similar repositories for parametrizable-floating-point-verilog
Users that are interested in parametrizable-floating-point-verilog are comparing it to the libraries listed below
Sorting:
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 5 years ago
- ☆29Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- SRAM☆22Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- Open Source PHY v2☆28Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- sram/rram/mram.. compiler☆35Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Verilog RTL Design☆39Updated 3 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- APB UVC ported to Verilator☆11Updated last year
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- APB Logic☆18Updated 5 months ago