V0XNIHILI / parametrizable-floating-point-verilog
Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent
☆25Updated last month
Alternatives and similar repositories for parametrizable-floating-point-verilog:
Users that are interested in parametrizable-floating-point-verilog are comparing it to the libraries listed below
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆13Updated this week
- ☆26Updated 2 weeks ago
- A simple, scalable, source-synchronous, all-digital DDR link☆24Updated 2 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 11 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 weeks ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆12Updated 2 months ago
- CORDIC VLSI-IP for deep learning activation functions☆14Updated 5 years ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 8 months ago
- NoC based MPSoC☆10Updated 10 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆18Updated 2 years ago
- Open Source PHY v2☆27Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- SRAM☆22Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated 3 weeks ago
- sram/rram/mram.. compiler☆33Updated last year
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- APB Logic☆17Updated 4 months ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆15Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆11Updated 2 years ago