V0XNIHILI / parametrizable-floating-point-verilog
Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent
☆21Updated 11 months ago
Alternatives and similar repositories for parametrizable-floating-point-verilog:
Users that are interested in parametrizable-floating-point-verilog are comparing it to the libraries listed below
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated last year
- ☆23Updated this week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- APB UVC ported to Verilator☆11Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆22Updated 3 weeks ago
- CORDIC VLSI-IP for deep learning activation functions☆13Updated 5 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆30Updated this week
- ☆9Updated last year
- Library of open source Process Design Kits (PDKs)☆33Updated this week
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Verilog RTL Design☆32Updated 3 years ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- Open Source PHY v2☆25Updated 10 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 9 months ago
- APB Logic☆15Updated 2 months ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- sram/rram/mram.. compiler☆30Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 6 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- SystemVerilog FSM generator☆28Updated 9 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Switched SRAM-based Multi-ported RAM☆15Updated 3 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated last month
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated 2 years ago
- A configurable SRAM generator☆44Updated last month
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆30Updated 2 months ago
- Common SystemVerilog RTL modules for RgGen☆12Updated 2 weeks ago