V0XNIHILI / parametrizable-floating-point-verilog
Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent
☆27Updated 2 months ago
Alternatives and similar repositories for parametrizable-floating-point-verilog
Users that are interested in parametrizable-floating-point-verilog are comparing it to the libraries listed below
Sorting:
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- SRAM☆22Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆25Updated 2 weeks ago
- CORDIC VLSI-IP for deep learning activation functions☆14Updated 5 years ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated 2 years ago
- ☆27Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- ☆27Updated last month
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 8 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 11 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆41Updated 7 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆27Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆18Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- Simple single-port AXI memory interface☆41Updated 11 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆41Updated last year
- APB UVC ported to Verilator☆11Updated last year
- Open Source PHY v2☆28Updated last year
- Reconfigurable Binary Engine☆16Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- APB Logic☆18Updated 5 months ago