V0XNIHILI / parametrizable-floating-point-verilogLinks
Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent
☆30Updated 10 months ago
Alternatives and similar repositories for parametrizable-floating-point-verilog
Users that are interested in parametrizable-floating-point-verilog are comparing it to the libraries listed below
Sorting:
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆80Updated 2 weeks ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆32Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆33Updated last month
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- ☆33Updated last month
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆155Updated 3 weeks ago
- SystemVerilog FSM generator☆33Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 4 years ago
- Open source process design kit for 28nm open process☆72Updated last year
- SRAM☆22Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated last month
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆77Updated 5 months ago
- Open Source PHY v2☆33Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated last week
- A configurable SRAM generator☆57Updated 5 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 4 years ago
- SpinalHDL Hardware Math Library☆94Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 11 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆78Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 11 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆38Updated last year