V0XNIHILI / parametrizable-floating-point-verilogView external linksLinks
Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent
☆32Mar 13, 2025Updated 11 months ago
Alternatives and similar repositories for parametrizable-floating-point-verilog
Users that are interested in parametrizable-floating-point-verilog are comparing it to the libraries listed below
Sorting:
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆68Aug 10, 2024Updated last year
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Chameleon: A MatMul-Free TCN Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data☆25Jun 6, 2025Updated 8 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46May 20, 2021Updated 4 years ago
- PACoGen: Posit Arithmetic Core Generator☆77Aug 16, 2019Updated 6 years ago
- Tenstorrent Topology (TT-Topology) is a command line utility used to flash multiple NB cards on a system to use specific eth routing conf…☆16Jan 30, 2026Updated 2 weeks ago
- ☆14Nov 30, 2023Updated 2 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 2 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 2 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- Starlight: A Kernel Optimizer for GPU Processing☆16Jan 10, 2024Updated 2 years ago
- ☆14Jan 24, 2023Updated 3 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- Verification IP project for I3C protocol☆24Updated this week
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated last year
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- A Barrel design of RV32I☆22Jul 30, 2023Updated 2 years ago
- Vibe Coding A GPGPU via Cursor + Gemini3 Pro☆55Nov 23, 2025Updated 2 months ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆22Apr 24, 2019Updated 6 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43May 5, 2023Updated 2 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆29Feb 10, 2026Updated last week
- Revision Control Labs and Materials☆25Jan 23, 2018Updated 8 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24May 18, 2025Updated 8 months ago
- ngAP's artifact for ASPLOS'24☆25Jul 29, 2025Updated 6 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Apr 30, 2019Updated 6 years ago
- Drawio => VHDL and Verilog☆61Oct 15, 2023Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Jun 18, 2020Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Dec 8, 2025Updated 2 months ago
- VCD visualizer: view your waveforms in ASCII format, or export them to TikZ figures.☆32Nov 2, 2025Updated 3 months ago
- User-Mode Driver for Tenstorrent hardware☆36Updated this week
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆361Oct 17, 2023Updated 2 years ago