V0XNIHILI / parametrizable-floating-point-verilogLinks
Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent
☆29Updated 8 months ago
Alternatives and similar repositories for parametrizable-floating-point-verilog
Users that are interested in parametrizable-floating-point-verilog are comparing it to the libraries listed below
Sorting:
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- SRAM☆22Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆30Updated last year
- ☆30Updated 3 weeks ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆114Updated last week
- Open Source PHY v2☆31Updated last year
- SystemVerilog FSM generator☆32Updated last year
- A configurable SRAM generator☆57Updated 3 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
- Open source process design kit for 28nm open process☆67Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 10 months ago
- ☆28Updated last year
- ☆27Updated 6 years ago
- Open-Source HLS Examples for Microchip FPGAs☆48Updated 4 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 2 weeks ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 9 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆39Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆31Updated 5 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆62Updated this week
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year