V0XNIHILI / parametrizable-floating-point-verilogLinks
Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent
☆28Updated 4 months ago
Alternatives and similar repositories for parametrizable-floating-point-verilog
Users that are interested in parametrizable-floating-point-verilog are comparing it to the libraries listed below
Sorting:
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆27Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆27Updated 3 weeks ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- APB UVC ported to Verilator☆11Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- SRAM☆22Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆72Updated 4 years ago
- ☆30Updated last week
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated this week
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Open Source PHY v2☆29Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆72Updated 10 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated 3 weeks ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- General Purpose AXI Direct Memory Access☆53Updated last year
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- SystemVerilog FSM generator☆32Updated last year
- A configurable SRAM generator☆53Updated last week
- Open source process design kit for 28nm open process☆59Updated last year
- RISC-V Nox core☆65Updated 3 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago