sinkswim / vhdllibLinks
My own VHDL components library. Anything from a flip flop to an ALU.
☆12Updated last year
Alternatives and similar repositories for vhdllib
Users that are interested in vhdllib are comparing it to the libraries listed below
Sorting:
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Updated 9 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Updated 2 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Revision Control Labs and Materials☆24Updated 7 years ago
- Minimal microprocessor☆21Updated 8 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆31Updated 7 months ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- turbo 8051☆29Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 12 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 7 years ago
- This is a circular buffer controller used in FPGA.☆34Updated 9 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 2 months ago
- Cortex-M0 DesignStart Wrapper☆20Updated 6 years ago
- A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI☆22Updated 10 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 6 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆85Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆19Updated last month
- FPGA implementation of the 8051 Microcontroller (Verilog)☆49Updated 10 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆109Updated 6 years ago
- OpenSPARC-based SoC☆68Updated 11 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago