My own VHDL components library. Anything from a flip flop to an ALU.
☆12Feb 5, 2024Updated 2 years ago
Alternatives and similar repositories for vhdllib
Users that are interested in vhdllib are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- safe, no-cost and easy-to-use Cpp header to work safely with HW registers☆14Sep 15, 2024Updated last year
- VINS-Fusion for opencv4 + noetic +ubuntu20.04☆13Jul 9, 2022Updated 3 years ago
- OV7670 camera, ST7735 screen and others on ice40 ultraplus fpga (breakout board)☆16Jun 14, 2020Updated 5 years ago
- Encryption / Decryption of images with AES-CBC/ECB☆20Jan 3, 2021Updated 5 years ago
- C++ static vector class template. Also might be known as fixed vector or on-stack vector.☆13Jul 8, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- NASDAQ TotalView-ITCH 5.0 parsers written in C, Go and Rust☆13Jun 1, 2020Updated 5 years ago
- Digital System Design☆49Apr 30, 2026Updated last week
- RMII Firewall FPGA☆25Dec 2, 2019Updated 6 years ago
- VEXTPROJ - the version control friendly system for creation of Vivado projects☆13Oct 25, 2025Updated 6 months ago
- 本人大一下课设成果。一个通讯录管理的系统，能够维护通讯录的变更、转入学生的通讯信息的插入、转出学生的通讯信息的删除、通讯录的查询等功能，通讯录要求按照学号排序。☆11Jul 10, 2020Updated 5 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- Eagle files for a STM32F4-DISCOVERY breakout board.☆11Oct 16, 2015Updated 10 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆82Apr 28, 2026Updated last week
- Brendan's repo for interesting SQL☆13Feb 27, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Aug 19, 2018Updated 7 years ago
- Persian for LaTeX, using XeTeX☆10Feb 20, 2022Updated 4 years ago
- FPU Double VHDL☆12Jul 17, 2014Updated 11 years ago
- Parser for NASDAQ ITCH 5.0.☆16Sep 16, 2019Updated 6 years ago
- Rahnema Final Project - Network anomaly detection☆11Jul 22, 2021Updated 4 years ago
- BlackIceMx - Core Module carrier with MixMods/Pmod interfaces☆17Sep 2, 2019Updated 6 years ago
- ☆24Dec 7, 2021Updated 4 years ago
- 本项目采用c++语言，实现飞机票管理系统。主要功能包括：航班基本信息的管理（对航班信息进行增删改查）、航班动态管理（发布航班延误通知）、票务管理（订票、退票）、票务查询（按不同方式查询航班信息、订票信息等）。☆15Dec 31, 2020Updated 5 years ago
- A common API for interfacing with secure services☆17Mar 24, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Library of VHDL components that are useful in larger designs.☆244Oct 10, 2023Updated 2 years ago
- DEC VAX-11/750 CPU RTL Model☆16Nov 24, 2025Updated 5 months ago
- Python Utilities to use Xilinx Vivado Tools from Python Scripts☆22Oct 18, 2020Updated 5 years ago
- News Recommender System based on an Online Reinforcement Learning Model☆13Jul 9, 2023Updated 2 years ago
- Built a single-user database management system from scratch using C++ supporting some SQL & relational algebra operations☆13Sep 24, 2020Updated 5 years ago
- Generic Component Object Model, a clean-room reimplementation of Component Object Model (in-process only).☆18Aug 5, 2015Updated 10 years ago
- ML Ops: Machine Learning Operations☆10Sep 12, 2021Updated 4 years ago
- ☆47Jun 4, 2023Updated 2 years ago
- Convert bdd100k dataset to lmdb☆17Nov 5, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FaBERT: Pre-training BERT on Persian Blogs☆11Aug 6, 2025Updated 9 months ago
- Arena Allocator implementation in C☆13Jun 20, 2025Updated 10 months ago
- Verilog implementation of 74181 ALU chip☆12Oct 8, 2017Updated 8 years ago
- Example code for the startKIT developer board☆23Dec 11, 2014Updated 11 years ago
- A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI☆23Jan 10, 2015Updated 11 years ago
- 科学计算Python2小时：使用Python来面对数学建模中一系列使用计算机解决实际问题的状况。☆12May 17, 2021Updated 4 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 7 years ago