taneroksuz / fpu-spLinks
IEEE 754 single precision floating point library in systemverilog and vhdl
☆30Updated 6 months ago
Alternatives and similar repositories for fpu-sp
Users that are interested in fpu-sp are comparing it to the libraries listed below
Sorting:
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- ☆59Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- ☆33Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆18Updated this week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 5 months ago
- Demo SoC for SiliconCompiler.☆59Updated last month
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated this week
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆44Updated last month
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last week
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 months ago
- Another tiny RISC-V implementation☆56Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆17Updated 8 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago