taneroksuz / fpu-spLinks
IEEE 754 single precision floating point library in systemverilog and vhdl
☆35Updated 10 months ago
Alternatives and similar repositories for fpu-sp
Users that are interested in fpu-sp are comparing it to the libraries listed below
Sorting:
- ☆60Updated 4 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆67Updated last week
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- RISC-V Nox core☆68Updated 3 months ago
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆20Updated 3 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- USB virtual model in C++ for Verilog☆32Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago