IEEE 754 single precision floating point library in systemverilog and vhdl
☆43Jul 18, 2026Updated 2 months ago
Alternatives and similar repositories for fpu-sp
Users that are interested in fpu-sp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆83Jul 18, 2026Updated 2 months ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- ☆14Mar 21, 2022Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 10 months ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Sep 6, 2026Updated 2 weeks ago
- A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…☆12Aug 18, 2025Updated last year
- RedPitaya application: Software Defined Radio (SDR) for an 8-channel WSPR receiver.☆10Jan 29, 2018Updated 8 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- AES RoCC Accelerator☆10May 20, 2021Updated 5 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Portable HyperRAM controller☆72Dec 8, 2024Updated last year
- Network protocol libraries for VHDL test benches☆14Mar 9, 2026Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Automatically exported from code.google.com/p/playtag☆14Jan 9, 2023Updated 3 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- 4 channel 1GS/s DDS (AD9910 or AD9912 variant)☆20Jul 7, 2025Updated last year
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆129Jul 7, 2016Updated 10 years ago
- Baseband Receiver IP for GPS like DSSS signals☆43May 19, 2020Updated 6 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Sep 10, 2026Updated last week
- Verilog program☆16Jul 27, 2020Updated 6 years ago
- VHDL for basic floating-point operations.☆31Oct 2, 2018Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆37Aug 19, 2023Updated 3 years ago
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- Connect to your VHDL simulation via JTAG! GDB <-TCP-> OpenOCD <-remote bitbang-> cosim_jtag <-VHPI or FLI-> VHDL simulator.☆15Dec 30, 2025Updated 8 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- GUI editor for hardware description designs☆30Updated this week
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Aug 8, 2026Updated last month
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 4 months ago
- ☆12May 29, 2020Updated 6 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 14 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆21Mar 10, 2024Updated 2 years ago
- Linpack benchmark code in C☆15Sep 4, 2012Updated 14 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Updated this week