taneroksuz / fpu-sp
IEEE 754 single precision floating point library in systemverilog and vhdl
☆29Updated 4 months ago
Alternatives and similar repositories for fpu-sp:
Users that are interested in fpu-sp are comparing it to the libraries listed below
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Platform Level Interrupt Controller☆40Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ☆59Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 6 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 2 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- USB -> AXI Debug Bridge☆38Updated 3 years ago
- ☆10Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- ☆27Updated last month
- A simple, scalable, source-synchronous, all-digital DDR link☆25Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 5 months ago
- ☆16Updated 6 months ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆26Updated 10 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆23Updated 5 months ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- ☆14Updated last month