lxp32 / lxp32-cpuLinks
A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
☆61Updated 2 months ago
Alternatives and similar repositories for lxp32-cpu
Users that are interested in lxp32-cpu are comparing it to the libraries listed below
Sorting:
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Portable HyperRAM controller☆57Updated 8 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆55Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- CoreScore☆162Updated last week
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated this week
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- Doom classic port to lightweight RISC‑V☆94Updated 3 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- HDMI core in Chisel HDL☆51Updated last year
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago