A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
☆66May 29, 2025Updated 9 months ago
Alternatives and similar repositories for lxp32-cpu
Users that are interested in lxp32-cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- LatticeMico32 soft processor☆106Oct 10, 2014Updated 11 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Sep 2, 2023Updated 2 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last month
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Sep 11, 2018Updated 7 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Mar 14, 2026Updated last week
- A nim module to handle polynomials☆13Jun 7, 2022Updated 3 years ago
- Portable HyperRAM controller☆65Dec 8, 2024Updated last year
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 16, 2013Updated 13 years ago
- ZX-Uno port for MEGA65 delivering a fully fledged ZX Spectrum 48k and 128k☆14Oct 13, 2024Updated last year
- Yet Another Forth Core...☆72Aug 28, 2014Updated 11 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- VHDL project to run a simple 8-bit computer very similar to the one built by Ben Eater (see https://eater.net)☆37Sep 30, 2019Updated 6 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Portable socket API with IOCP, epoll and kqueue for LuaJIT☆12Jan 1, 2022Updated 4 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆53Sep 2, 2023Updated 2 years ago
- ☆77Feb 12, 2026Updated last month
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- Next186 SoC PC☆17Feb 5, 2014Updated 12 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year
- SoftCPU/SoC engine-V☆56Mar 19, 2025Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆176Mar 13, 2026Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆578Aug 21, 2025Updated 7 months ago
- Experimental pipelined 4502 CPU design☆21Nov 29, 2017Updated 8 years ago
- ☆12Dec 8, 2017Updated 8 years ago
- IPbus Builder Tool☆15Mar 5, 2026Updated 2 weeks ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆418Updated this week
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆27Jun 7, 2021Updated 4 years ago
- ☆54Apr 25, 2017Updated 8 years ago