lxp32 / lxp32-cpuLinks
A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
☆61Updated last month
Alternatives and similar repositories for lxp32-cpu
Users that are interested in lxp32-cpu are comparing it to the libraries listed below
Sorting:
- LatticeMico32 soft processor☆106Updated 10 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆64Updated 7 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆56Updated last year
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- A reimplementation of a tiny stack CPU☆84Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- IBM PC Compatible SoC for a commercially available FPGA board☆71Updated 8 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆28Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- 16 bit RISC-V proof of concept☆24Updated 10 months ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 weeks ago
- A plain VHDL implementation of a small microprocessor fully compatible with the ISA of the well known PicoBlaze by Ken Chapman.☆23Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago
- Exploring gate level simulation☆58Updated 2 months ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆36Updated 8 months ago