lxp32 / lxp32-cpuLinks
A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
☆65Updated 4 months ago
Alternatives and similar repositories for lxp32-cpu
Users that are interested in lxp32-cpu are comparing it to the libraries listed below
Sorting:
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 8 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Portable HyperRAM controller☆60Updated 10 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆54Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- 16 bit RISC-V proof of concept☆24Updated 2 weeks ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Nitro USB FPGA core☆86Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- PicoRV☆43Updated 5 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Open PicoBlaze Assembler☆63Updated last year
- Optimized RISC-V FP emulation for 32-bit processors☆36Updated 4 years ago
- CoreScore☆164Updated 2 months ago