racerxdl / pcieledblink
Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)
☆21Updated 3 years ago
Alternatives and similar repositories for pcieledblink:
Users that are interested in pcieledblink are comparing it to the libraries listed below
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆13Updated 4 months ago
- ☆43Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- ☆42Updated 3 years ago
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- Wishbone interconnect utilities☆38Updated last week
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Updated 4 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆37Updated 3 years ago
- ☆16Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆75Updated 10 months ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆39Updated 4 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆50Updated 2 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- IEEE P1735 decryptor for VHDL☆29Updated 9 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- ☆33Updated 2 years ago
- ☆59Updated 3 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated 3 weeks ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Experimental flows using nextpnr for Xilinx devices☆41Updated this week
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Nitro USB FPGA core☆84Updated 11 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆43Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year