Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)
☆23Aug 2, 2021Updated 5 years ago
Alternatives and similar repositories for pcieledblink
Users that are interested in pcieledblink are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Sep 24, 2024Updated 2 years ago
- ☆56Oct 30, 2021Updated 4 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 6 months ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆54May 10, 2020Updated 6 years ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆68Nov 12, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Documenting the Catapult v3 SmartNIC FPGA boards (Dragontails Peak & Longs Peak)☆216Sep 9, 2023Updated 3 years ago
- ☆18May 24, 2021Updated 5 years ago
- ☆60Mar 27, 2022Updated 4 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 11 months ago
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- Various examples for Chisel HDL☆33Mar 20, 2022Updated 4 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Oct 2, 2026Updated 2 weeks ago
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 11 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- BaseBoard design for QMTech Kintex 7 FPGA☆24Aug 24, 2022Updated 4 years ago
- WIP Big FPGA Gameboy☆22Apr 21, 2021Updated 5 years ago
- Pre-processed results for New Jersey elections☆12Aug 5, 2026Updated 2 months ago
- ☆16Oct 30, 2021Updated 4 years ago
- Reverse engineering a 1.8.9 Minecraft server, to mimic it's network protocol☆11Jun 14, 2023Updated 3 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- WCH CH569 SerDes Reverse Engineering☆32Aug 13, 2022Updated 4 years ago
- Git command daqo, read will not worry about use git命令大全，看完不愁不会用☆12Jun 22, 2019Updated 7 years ago
- Lab for Digital Design and Computer Architecture Spring 2022 (252-0028-00L) (ETH).☆14Mar 1, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Small utility to control Ceph cluster configuration just like any other declarative configuration☆15Sep 28, 2026Updated 2 weeks ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Learning how to make a RISC-V☆143Jul 24, 2026Updated 2 months ago
- Information about eeColor Color3 HDMI FPGA board☆27Jan 22, 2020Updated 6 years ago
- Video converter based on Lattice CrossLink-NX☆22Dec 11, 2025Updated 10 months ago
- ArmA 3 mission development framework customized for Folk ARPS☆12Mar 23, 2025Updated last year
- Migrated to Codeberg☆10Apr 21, 2024Updated 2 years ago
- ☆47Jan 28, 2024Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated 3 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Jul 31, 2020Updated 6 years ago
- The Critical Path - a rambly FPGA blog☆52Sep 4, 2020Updated 6 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated 2 years ago
- An update of the original UCT IMS client project☆13Jun 21, 2022Updated 4 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆53Feb 24, 2025Updated last year
- An ARMA 3 extension that allows communication between SQF and serial ports☆15Dec 9, 2021Updated 4 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆18Dec 4, 2018Updated 7 years ago