racerxdl / pcieledblinkLinks
Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)
☆23Updated 4 years ago
Alternatives and similar repositories for pcieledblink
Users that are interested in pcieledblink are comparing it to the libraries listed below
Sorting:
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆63Updated 3 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆46Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆37Updated 11 months ago
- ☆54Updated 3 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- ☆18Updated 4 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 7 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆73Updated 10 months ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Updated 5 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆17Updated last year
- YPCB-00338-1P1 Hack☆78Updated last year
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆86Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 3 years ago
- ☆51Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆87Updated 3 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- DisplayPort IP-core☆83Updated last month
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- ☆117Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆114Updated this week
- Experimental flows using nextpnr for Xilinx devices☆54Updated 2 months ago
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago