racerxdl / pcieledblink
Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)
☆21Updated 3 years ago
Alternatives and similar repositories for pcieledblink:
Users that are interested in pcieledblink are comparing it to the libraries listed below
- ☆44Updated 2 years ago
- A Chisel implementation for an FPGA Pin Finder thru UART☆13Updated 3 months ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆48Updated 2 years ago
- ☆41Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- Documenting Microsoft Catapult FPGA board (v2: Pikes Peak)☆39Updated 4 years ago
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆48Updated this week
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆78Updated 4 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Updated 4 years ago
- ☆16Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆15Updated 5 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆43Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆49Updated this week
- Experimental flows using nextpnr for Xilinx devices☆41Updated last month
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆30Updated 3 years ago
- IEEE P1735 decryptor for VHDL☆29Updated 9 years ago
- Wishbone interconnect utilities☆38Updated 7 months ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆35Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆33Updated last year
- ☆22Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- ☆36Updated 3 years ago
- RISC-V Nox core☆62Updated 5 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated 11 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆44Updated this week
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆63Updated 2 years ago