Basic floating-point components for RISC-V processors
☆12Aug 13, 2017Updated 8 years ago
Alternatives and similar repositories for RISCV-FPU
Users that are interested in RISCV-FPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14May 2, 2026Updated last month
- [UNRELEASED] FP div/sqrt unit for transprecision☆27Jun 1, 2026Updated last week
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- ☆14Feb 24, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- RISC-V RV32IMAFC Core for MCU☆44May 20, 2026Updated 3 weeks ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- A 32-bit RISC processor implementation in verilog☆22Oct 2, 2018Updated 7 years ago
- ☆63Feb 18, 2019Updated 7 years ago
- An ultrasonic water flowmeter based on transit-time technique☆17Jul 21, 2021Updated 4 years ago
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆11May 18, 2021Updated 5 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆29Jul 17, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- Sample UVM code for axi ram dut☆39Dec 14, 2021Updated 4 years ago
- All the verilog code I wrote in hardware Course☆10Sep 22, 2019Updated 6 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 3 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- CPUs☆17Dec 21, 2020Updated 5 years ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- KASIRGA - GUN | RV32IMCX☆12Aug 14, 2024Updated last year
- Project for ZJU-Game-2021☆10Sep 20, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆29May 11, 2021Updated 5 years ago
- 用于研读LevelDB源码时进行注释，持续更新☆12Feb 23, 2023Updated 3 years ago
- 记录了在三本软工两年来的课程资料，进击吧少年☆10Dec 10, 2022Updated 3 years ago
- Emotiv connector for Matlab☆15Dec 11, 2020Updated 5 years ago
- A Ray-based LLM server compatible with OpenAI API☆12Mar 12, 2024Updated 2 years ago
- 用来查询人体经络穴位的微信小程序经络（jingluo）穴位（xuewei）☆25Jan 11, 2023Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆18Dec 12, 2025Updated 6 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆28Mar 21, 2022Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Aug 10, 2022Updated 3 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- ☆43May 3, 2026Updated last month
- Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.☆45Nov 13, 2024Updated last year
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago