Basic floating-point components for RISC-V processors
☆12Aug 13, 2017Updated 9 years ago
Alternatives and similar repositories for RISCV-FPU
Users that are interested in RISCV-FPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- double_fpu_verilog☆22Jul 17, 2014Updated 12 years ago
- Basic floating-point components for RISC-V processors☆69Dec 4, 2019Updated 6 years ago
- ☆10Mar 11, 2017Updated 9 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆15Sep 29, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- [UNRELEASED] FP div/sqrt unit for transprecision☆28Jul 27, 2026Updated 3 months ago
- ☆62Feb 18, 2019Updated 7 years ago
- ☆16Jul 16, 2026Updated 3 months ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- [ABANDONED] Collect portal data, and generate portal map.☆13Apr 11, 2014Updated 12 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Easy recipes to speed up latency of Flux, QwenImage, and LTX-2 with NVFP4 and MXFP8 on Blackwell.☆14Apr 10, 2026Updated 6 months ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- IEEE 754 floating point unit in Verilog☆154May 20, 2016Updated 10 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 湖北工业大学本科毕业论文LaTeX模板 2022☆12Mar 14, 2022Updated 4 years ago
- RISC-V RV32IMAFC Core for MCU☆47May 20, 2026Updated 5 months ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- A Ray-based LLM server compatible with OpenAI API☆12Mar 12, 2024Updated 2 years ago
- Verilog Gate level Implementation of floating point arithmetic as per IEEE 754☆12May 18, 2021Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- An ultrasonic water flowmeter based on transit-time technique☆17Jul 21, 2021Updated 5 years ago
- KASIRGA - GUN | RV32IMCX☆10Aug 14, 2024Updated 2 years ago
- 用于研读LevelDB源码时进行注释，持续更新☆12Feb 23, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- Project for ZJU-Game-2021☆10Sep 20, 2021Updated 5 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- Emotiv connector for Matlab☆15Dec 11, 2020Updated 5 years ago
- ☆13Apr 16, 2022Updated 4 years ago
- All the verilog code I wrote in hardware Course☆10Sep 22, 2019Updated 7 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 3 years ago
- ☆30May 11, 2021Updated 5 years ago
- CPUs☆17Dec 21, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- 各种免费科学上网的方法与技巧全都在这本书中《这本书能让你连接互联网》☆14May 11, 2018Updated 8 years ago
- 记录了在三本软工两年来的课程资料，进击吧少年☆10Dec 10, 2022Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆45Aug 10, 2022Updated 4 years ago
- synthesiseable ieee 754 floating point library in verilog☆763Mar 13, 2023Updated 3 years ago
- Porting PicoRV32 to Artix-7 and Spartan-7. Generic vivado template for supported Xilinx FPGA is included.☆45Nov 13, 2024Updated last year
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago