jm2000 / RISCV-FPULinks
Basic floating-point components for RISC-V processors
☆10Updated 7 years ago
Alternatives and similar repositories for RISCV-FPU
Users that are interested in RISCV-FPU are comparing it to the libraries listed below
Sorting:
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆29Updated 4 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 8 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- ☆34Updated 6 years ago
- ☆20Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- Simple single-port AXI memory interface☆41Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- ☆12Updated 9 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- System on Chip verified with UVM/OSVVM/FV☆28Updated last month
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- ☆16Updated 6 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago