Basic floating-point components for RISC-V processors
☆11Aug 13, 2017Updated 8 years ago
Alternatives and similar repositories for RISCV-FPU
Users that are interested in RISCV-FPU are comparing it to the libraries listed below
Sorting:
- Basic floating-point components for RISC-V processors☆67Dec 4, 2019Updated 6 years ago
- double_fpu_verilog☆20Jul 17, 2014Updated 11 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- ☆14Feb 24, 2025Updated last year
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- ☆58Feb 18, 2019Updated 7 years ago
- 💎 A 32-bit ARM Processor Implementation in Verilog HDL☆27Mar 21, 2022Updated 3 years ago
- ☆11May 31, 2016Updated 9 years ago
- ☆27May 11, 2021Updated 4 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 7 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- RISC-V RV32IMAFC Core for MCU☆42Feb 1, 2025Updated last year
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- ☆41Apr 4, 2021Updated 4 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆43Aug 10, 2022Updated 3 years ago
- This is a script for converting all Excel based formats to prettified XML format☆10Dec 13, 2017Updated 8 years ago
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated last year
- A curated list of awesome Molecular Modeling And Drug Discovery 🔥☆11Jul 21, 2022Updated 3 years ago