BrianHGinc / Verilog-Floating-Point-Clock-DividerLinks
Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter using fractional floating point division.
☆20Updated 8 months ago
Alternatives and similar repositories for Verilog-Floating-Point-Clock-Divider
Users that are interested in Verilog-Floating-Point-Clock-Divider are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- Testbenches for HDL projects☆21Updated this week
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last week
- Verilog IP Cores & Tests☆13Updated 7 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- ☆35Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- USB1.1 Host Controller + PHY☆14Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- ☆30Updated 8 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- SDRAM controller for MIPSfpga+ system☆24Updated 4 years ago
- A CIC filter implemented in Verilog☆23Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago