Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter using fractional floating point division.
☆22Feb 4, 2025Updated last year
Alternatives and similar repositories for Verilog-Floating-Point-Clock-Divider
Users that are interested in Verilog-Floating-Point-Clock-Divider are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆89Apr 8, 2024Updated 2 years ago
- Verilog clone of YM2149☆44Feb 1, 2025Updated last year
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- 自建 chisel 工程模板☆14Jul 19, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆31Nov 3, 2025Updated 5 months ago
- ☆14Dec 15, 2017Updated 8 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- ☆34Feb 17, 2026Updated last month
- ☆12Oct 20, 2015Updated 10 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆15Oct 19, 2024Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated last year
- ☆25Sep 12, 2021Updated 4 years ago
- DEC PDP-11 object file translator / linker☆13Sep 13, 2025Updated 7 months ago
- IEEE P1735 decryptor for VHDL☆39Jun 23, 2015Updated 10 years ago
- LXI/HTTP capture of screenshots & data from bench test kit☆13May 28, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- MMS CP/M 3 Source, Binaries, and related code☆16Nov 22, 2025Updated 4 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Jun 15, 2025Updated 9 months ago
- The sources of the online SpinalHDL doc☆31Apr 4, 2026Updated last week
- Tune Player for CP/M (AY-3-8910/YM2149)☆12Aug 8, 2020Updated 5 years ago
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29Jun 17, 2025Updated 9 months ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆15Oct 11, 2018Updated 7 years ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆12Jan 5, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- DEC PDP-11/VAX-11 TU58 drive emulator☆19Feb 18, 2025Updated last year
- A device to control AXIOM cameras.☆33Apr 5, 2026Updated last week
- ☆27Jun 12, 2022Updated 3 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆25Apr 27, 2023Updated 2 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago