Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter using fractional floating point division.
☆22Feb 4, 2025Updated last year
Alternatives and similar repositories for Verilog-Floating-Point-Clock-Divider
Users that are interested in Verilog-Floating-Point-Clock-Divider are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆91Apr 8, 2024Updated 2 years ago
- YM-2149 / AY-3-8910 Complex Sound Generator FPGA core.☆38Jan 4, 2023Updated 3 years ago
- Verilog clone of YM2149☆45Feb 1, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- Parsing library for BLIF netlists☆19Nov 1, 2024Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆33Nov 3, 2025Updated 8 months ago
- 自建 chisel 工程模板☆15Jul 19, 2023Updated 2 years ago
- ☆14Dec 15, 2017Updated 8 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- ☆35Jun 26, 2026Updated last week
- ☆14Oct 20, 2015Updated 10 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 8 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆18Oct 19, 2024Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆34May 17, 2020Updated 6 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38May 7, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆25Sep 12, 2021Updated 4 years ago
- DEC PDP-11 object file translator / linker☆14Sep 13, 2025Updated 9 months ago
- IEEE P1735 decryptor for VHDL☆40Jun 23, 2015Updated 11 years ago
- LXI/HTTP capture of screenshots & data from bench test kit☆13May 28, 2020Updated 6 years ago
- MMS CP/M 3 Source, Binaries, and related code☆16Apr 27, 2026Updated 2 months ago
- The sources of the online SpinalHDL doc☆31Jun 26, 2026Updated last week
- Tune Player for CP/M (AY-3-8910/YM2149)☆12Aug 8, 2020Updated 5 years ago
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated last month
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆16Oct 11, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Uart module written in chisel☆13Feb 19, 2016Updated 10 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆27Mar 9, 2016Updated 10 years ago
- A device to control AXIOM cameras.☆33Apr 5, 2026Updated 2 months ago
- ☆27Jun 12, 2022Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆25Apr 27, 2023Updated 3 years ago