BrianHGinc / Verilog-Floating-Point-Clock-Divider
Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter using fractional floating point division.
☆14Updated 2 years ago
Alternatives and similar repositories for Verilog-Floating-Point-Clock-Divider:
Users that are interested in Verilog-Floating-Point-Clock-Divider are comparing it to the libraries listed below
- Xilinx IP repository☆13Updated 6 years ago
- Sata 2 Host Controller for FPGA implementation☆13Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- Harmon Instruments FIFO to PCI Express interface☆11Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Verilog Repository for GIT☆31Updated 3 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆28Updated 8 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆18Updated 10 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- MMC (and derivative standards) host controller☆22Updated 4 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- UART 16550 core☆32Updated 10 years ago
- Verilog I2C Slave☆23Updated 10 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆13Updated 5 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 5 months ago
- Testbenches for HDL projects☆12Updated this week
- JESD204b modules in VHDL☆29Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- Generic AXI master stub☆19Updated 10 years ago
- PCI bridge☆17Updated 10 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆24Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 4 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆15Updated last year