freecores / double_fpuLinks
double_fpu_verilog
☆16Updated 11 years ago
Alternatives and similar repositories for double_fpu
Users that are interested in double_fpu are comparing it to the libraries listed below
Sorting:
- The memory model was leveraged from micron.☆23Updated 7 years ago
- Generic AXI master stub☆19Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- ☆21Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- Simple single-port AXI memory interface☆46Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 3 months ago
- ☆13Updated 7 months ago
- SoC Based on ARM Cortex-M3☆33Updated 4 months ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆29Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 8 months ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- ☆29Updated last month
- ☆20Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Various low power labs using sky130☆13Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- NoC based MPSoC☆11Updated 11 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago